

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-175039

(43)Date of publication of application : 21.06.2002

(51)Int.Cl.

G09G 3/20
G02F 1/133
G09G 3/30
G09G 3/36

(21)Application number : 2001-006940

(71)Applicant : MATSUSHITA ELECTRIC IND CO LTD

(22)Date of filing : 15.01.2001

(72)Inventor : YAMAKURA MAKOTO
ADACHI KATSUMI
FURUBAYASHI YOSHINORI

(30)Priority

Priority number : 2000005503
2000097305
2000300063

Priority date : 14.01.2000
31.03.2000
29.09.2000

Priority country : JP

JP


JP

(54) ACTIVE MATRIX DISPLAY AND DRIVE METHOD THEREFOR

(57)Abstract:

PROBLEM TO BE SOLVED: To provide an active matrix display and a drive method therefor, with which multi-gradation display is carried out by sub-frames, and moreover, flickers are prevented from occurring while shortening a frame period.

SOLUTION: In the drive method for the active matrix display for which one frame is composed of a plurality of sub-frames consisting of a write period and a hold period, and the gradation display is performed by the accumulative effect of the hold periods, during the holding period of each sub-frame related to a prescribed single scanning line, the remaining scanning lines except for the prescribed single scanning line are scanned at random, according to a prescribed order so that writing will not be carried out in the same sub-frame related to the same scanning line, and as an entire single frame period, the gradation display driving is performed with the write and hold periods of each plural sub-frames, substantially secured in each scanning line.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the display which performs a multi-tone display in time in detail with the combination of the voltage level of binary [in a ***** subframe period with weight], or a multiple value, and its drive approach about the display of an active matrix especially liquid crystal, the display that used organic electroluminescence (electroluminescence), and its drive approach.

[0002]

[Description of the Prior Art] Fewer power consumption is demanded of the display used for the small pocket device by cell drive. Liquid crystal and organic electroluminescence (electroluminescence) are known as a representation rank of the display device which fills such a demand. It is common to control the brightness of a pixel and to perform a gradation display according to the electrical potential difference or current of an analog, in the indicating equipment of an active matrix using these display devices and the indicating equipment which uses the thin film transistor (TFT) of three terminals as a switching element typically. For example, when impressing the electrical potential difference of an analog in the case of liquid crystal, by passing the current of an analog, in the case of organic electroluminescence, the brightness of a display device is changed, and it is indicating by gradation.

[0003] The configuration of the conventional active-matrix liquid crystal panel is shown in drawing 10 , and the gradation method of presentation is explained. 101 is the liquid crystal panel of an active matrix, and consists of signal lines S1-Sn, the scanning lines G1-Gm which intersect perpendicularly with this, and a switching element near [the] the intersection. Si is an example of the thin film transistor (TFT) of a switching element and three common terminals in this case which a certain signal line and Gj have in a certain scanning line, and 102 has near [those] the intersection. 103 shows a liquid crystal device and Counterelectrode Vcom is formed in the side which stands face to face against a transistor 102. 104 is storage capacitance, assisted the capacity component of a liquid crystal device 103, and has prevented degradation of image quality. Common connection of the electrode by the side of the reverse is separately made as Vst in many cases. The intersection 105 by the side of these transistors is equivalent to a pixel electrode.

[0004] If actuation is explained briefly, the scanning line Gj will serve as quantity potential once at an one-frame period, it will be made to flow through a transistor 102, and the pixel electrode 105 103, i.e., liquid crystal capacity, and storage capacitance 104 will be charged to Counterelectrode Vcom to the potential of the signal line Si at this time. The scanning line Gj serves as low voltage after that, a transistor 102 is un-flowing, and this charged potential is maintained during the one-frame period. Moreover, although it is common to carry out an alternating current drive as for liquid crystal, the pulse-like wave which reversed Counterelectrode Vcom and the common electrode Vst of storage capacitance synchronizing with the signal line Si is added, and, generally decreasing the amplitude of a signal line Si is also performed. 106 is a shift register by the side of a signal, and a latch, by the clock signal CKH and start signal STH which are inputted from the outside, carries out the sequential sampling of the video signal, and carries out serial-parallel conversion. In drawing 10 , the example of a digital video signal is shown, a two or more bits video signal is changed into an analog signal by the D/A conversion circuit 107, and current amplification is carried out with an

operational amplifier 108, and it is added to signal lines S1-Sn. A scan side consists of the shift register 109 and output buffer 110 which are scanned from a top to the bottom one by one with the clock signal CKV added from the exterior, and a start signal STV, and drives the scanning lines G1-Gm with pulse shape.

[0005] The wave form chart of each part is shown in drawing 11. HD shows a Horizontal Synchronizing signal, and the period is the horizontal scanning period H, and is equal to the period of above-mentioned STH and above-mentioned CKV. These phases are changed a little with a panel property etc. An input signal is a digital video signal and data change with the period of CKH. FF1, FF2, and FF3 show the sampling pulse of a signal side shift register. For example, in the case of gradation [4 bits and / 16], if data are expressed in hexadecimals, "F" is sampled and latched to "7" and FF3 by "0" and FF2 at FF1. If D/A conversion of this is carried out to the timing of a latch pulse, the pulse height to the opposite potential Vcom will change, and gradation will be expressed now. If opposite reversal is carried out, in case the alternating current drive of liquid crystal will be carried out, it is possible to set about 1/2 of voltage swings of a signal line to 2, and, generally it is carried out. In addition, overlapping the preceding paragraph gate (although not shown in drawing Gj- 1), forming the storage capacitance 104 of drawing 10, impressing a pulse voltage from the gate side of the preceding paragraph, and having kept opposite potential constant -- opposite reversal -- the same -- the voltage swing of a signal line -- about -- there is a capacity-coupling drive which can be reduced to one half (JP,3-35218,A). Or effectiveness with the same said of the case of the capacity-coupling drive (Japanese Patent Application No. 11-255228) which impresses a pulse voltage to storage capacitance independently of the gate is acquired, without making storage capacitance 104 overlap the preceding paragraph gate.

[0006] The selection sequence of the scanning line is shown in drawing 12. An axis of abscissa is time amount and an axis of ordinate is selection Rhine. The minimum width of face of a time-axis is the horizontal scanning period H, and the number of display Rhine is 16. Like drawing 12, selection sequence is 0->1->2->... It is scanned sequentially like ->15. Therefore, an one-frame period is completed by 16H, and the writing of the following frame starts. In fact, although a perpendicular blanking period is established at a frame period in addition to the Rhine selection time amount, it is omitting in drawing 12. In addition, the horizontal scanning period H is equal to the period of HD of drawing 11, and the analog signal is written in the pixel in this time amount. Next, the configuration of the conventional active-matrix organic EL panel is shown in drawing 13. The case of the liquid crystal panel of drawing 10 and the thing of this function attach the same number. 401 is the organic EL panel of an active matrix, and consists of signal lines S1-Sn, the scanning lines G1-Gm which intersect perpendicularly with this, and a switching element near [the] the intersection. Si is the 1st and 2nd switching elements which a certain signal line and Gj have in a certain scanning line, and 402 and 403 have near [those] the intersection, and shows the thin film transistor (TFT) of three terminals. 404 is auxiliary capacity and carries out the role holding the electrical potential difference of the signal line Si impressed to the gate electrode of the 2nd transistor 403 through the 1st transistor 402. The location of 405 shows a pixel electrode and is connected to the current supply line Vs through the 2nd transistor 403. 406 is an organic EL device, it is formed between the pixel electrode 405 and Counterelectrode Vcom, emits light according to the current which flows between Counterelectrode Vcom and the electrical-potential-difference supply line Vs, and performs a gradation display by the current control. About actuation of a level drive circuit and a vertical-drive circuit, it is the same as that of the case of the liquid crystal of drawing 1, and scan the scanning line Gj sequentially, it is made to flow through the 1st transistor 402, and the analog voltage outputted to the signal line Si is written in the 2nd gate and auxiliary capacity 404 of a transistor 403.

[0007] As mentioned above, at a conventional active-matrix liquid crystal panel and a conventional organic EL panel, the gradation display has been performed in modulating brightness in analog. Therefore, the D/A conversion circuit was prepared in the level drive circuit, and the electrical potential difference or current of an analog quantity needed to be outputted to the panel. However, it was the factor in which it is necessary to form an operational amplifier in the latter part of a D/A conversion circuit as a current buffer for carrying out the charge and discharge of the signal-line capacity which is a load, and this increases the power consumption of the whole drive circuit. Because, since a static current flows continuously and is continuing the operational amplifier, even

when having not carried out the charge and discharge of the load, and a number equal to the total number of signal lines of operational amplifiers moreover existed, total of the power consumption by the static current of an operational amplifier became large, and this had accounted for the big rate in the power consumption of the whole drive circuit.

[0008] Moreover, in order to control brightness by the gradation display of a active-matrix organic EL panel with the amount of currents which flows to an organic EL device, the display quality of a panel is very sensitive to dispersion in the current-voltage characteristic of a pixel transistor.

Therefore, in order to prevent the image quality fall of brightness nonuniformity etc., it is necessary to form transistor characteristics in homogeneity over the whole panel.

[0009] The drive approach that a time amount modulation performs a gradation display in digital one only using a binary fixed electrical potential difference is learned not using analog circuits, such as a D/A converter and an operational amplifier, as one approach of solving these power technical problems and an image quality technical problem. In this application, this shall be called digital gradation means of displaying. In digital gradation means of displaying, dispersion in the transistor characteristics which there is no power loss by the static current of an analog circuit, and are demanded from high definition is not severe, either.

[0010] The configuration of the conventional digital gradation means of displaying is shown by making the case of liquid crystal into an example at drawing 14 . The analog multiplexer 501, i.e., the decoder, and analog switch 502 with which drawing 14 chooses the binary fixed electrical potential differences VH and VL instead of a D/A conversion circuit and an operational amplifier as compared with drawing 10 are arranged. A decoder and an analog switch can be constituted from a very easy circuit, and do not almost have static power consumption. Moreover, a decoder and an analog switch are arranged instead of a D/A conversion circuit and an operational amplifier like [in the digital drive using organic electroluminescence] drawing 5 . If digital gradation means of displaying is applied to especially organic electroluminescence and even the current variation to a binary fixed electrical potential difference will be stopped even if the current-voltage characteristic of a pixel transistor varies somewhat, there is an advantage that the good image which brightness nonuniformity does not produce can be offered. In addition, a scan side is constituted by the shift register circuit for scanning sequentially like drawing 7 , and is the same as the analog drive of drawing 1010 .

[0011] Next, how to display gradation with the binary fixed electrical potential differences VH and VL is explained with drawing 15 . Dividing the frame period which displays a whole image into two or more subframe periods by which weighting was carried out in time, in each subframe period, in the case of organic electroluminescence, in the case of liquid crystal, it is adding VH or VL to the gate electrode of the 2nd transistor, and it is performing time Pulse Density Modulation to the pixel electrode. Drawing 15 shows the example when the fixed electrical potential difference of the number of bits [the number of subframes and] of input data corresponds with binary, and input data is [the number of 4 bits and subframes] 4. Corresponding to the most significant bit (MSB) of input data - the least significant bit (LSB), subframes SF4-SF1 are assigned, respectively. The combination of the fixed electrical potential differences VH and VL binary [in the subframes SF1-SF4 by which weighting was carried out to the input data] is performing 16 kinds of gradation displays. For example, at the time of "1011", by the subframe SF 3, VL corresponding to [in them] "0" at a binary number is chosen, and VH corresponding to "1" corresponding to [in gradation data] 11 at a decimal number is chosen by subframes SF1, SF2, and SF4. In addition, VH may be corresponded to "0" and VL may be made to correspond to "1" according to the permeability-voltage characteristic (T-V property) of a liquid crystal device, or the luminescence brightness-current characteristic of organic electroluminescence.

[0012] In the conventional digital gradation means of displaying, in order to take the subframe structure by which weighting was carried out in time, as shown in drawing 16 R> 6, it is necessary to choose the scanning line. In order that drawing 16 may scan the scanning line sequentially from a top to the bottom simply and may set time weighting of a subframe to 1:2:4:8 by the case where the number of subframes is 4, the high order bit has the long subframe period. Thus, it sets a horizontal scanning period to H for the number of subframes, setting N and the number of display Rhine as L, and the frame period in the case of scanning sequentially by digital drive is expressed as L

$(1+2+4+ \dots + 2^{(N-1)}) \times H = (N^{\text{th}} \text{ power of } 2 - 1) \times H$. If the number N of subframes increases as shown in an upper type, a subframe period will originate in the term of the Nth power of 2, and will become large rapidly. The maintenance period when the subframe period especially over the most significant bit (MSB) does not write in other Rhine will increase very much. A flicker which a frame period increases according to this cause, and is called a flicker arises. Conversely, when frame frequency was set constant, the technical problem that horizontal scan frequency became large and increase of power was caused occurred.

[0013] Next, the animation false profile which is an image quality technical problem peculiar to digital gradation means of displaying is explained. The generating principle of an animation false profile is shown in drawing 17. A fixed electrical potential difference considers a 2 inter-frame continuous brightness change of a certain pixel supposing a movie display, when the ratio of 4 and the maintenance period of a subframe displays [binary and the number of subframes] 16 gradation by 1:2:4:8. In drawing 17, in order to give explanation easy, it has chosen sequentially from the subframe SF 4 to the most significant bit in time. At the 1st frame, gradation "7", "0111", is displayed, and suppose that gradation "8", "1000", was displayed by the 2nd frame. [i.e.,] [i.e.,] In this case, "01111000" will be displayed in 2 inter-frame. although a luminescence pattern is accumulated by human being's eyes and it is equalized in time -- frame frequency -- about 60Hz -- "and 1111 ... originally it must be visible to the brightness of "7" or "8" to the luminescence pattern of "-- gradation -- it will be visible to the brightness of "16" for a moment. Thus, the abrupt change of a high order bit brings about an animation false profile. In order to prevent this, generally, the number of subframes is increased and a means to suppress a rapid bit change as much as possible is used. For example, like drawing 18, the number of subframes is set to 5 and 16 gradation is appropriately chosen for the ratio of the maintenance period of a subframe as 1:2:4:4:4. At this time, the bit change to gradation "gradation from 7"" 8" becomes loose, and the animation false profile about this gradation change decreases. However, the animation false profile to gradation "gradation from 3"" 4" remains. If the number of subframes is increased further, an animation false profile can be reduced further. Thus, when it was going to reduce the animation false profile, the number of subframes needed to be increased, therefore the frame period increased, horizontal scan frequency increased, therefore fixed, then the technical problem that power increase was brought about occurred frame frequency.

[0014]

[Problem(s) to be Solved by the Invention] It will be as follows if the technical problem of the above-mentioned background technique is summarized.

(1) In indicating equipments, such as an indicating equipment used for the pocket device of a small cell drive especially liquid crystal of an active matrix, and organic electroluminescence, when the ***** subframe with weight performed the multi-tone display in time only on the binary fixed electrical potential difference, without using analog circuits, such as a D/A converter and an operational amplifier, the frame period increased, and the flicker was generated and it had become the factor which increases power.

[0015] (2) Moreover, in order to reduce an animation false profile, when the number of subframes was increased, increase of power was caused further.

[0016] The purpose of this invention is offering the active-matrix mold display which performs a multi-tone display by the subframe, moreover shortens a frame period, and prevented generating of a flicker, and its drive approach.

[0017] Moreover, other purposes of this invention are offering the active-matrix mold display which reduced the animation false profile, and its drive approach, without increasing the number of subframes.

[0018]

[Means for Solving the Problem] In the drive approach of an active-matrix mold display of constituting this invention from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period in order to attain the above-mentioned purpose While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line At the

maintenance period for every subframe about the one scanning line defined beforehand the scanning line of the remainders other than said one scanning line defined beforehand. If a random scan is carried out according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period, it will set to each of each scanning line. It is characterized by performing the writing for said two or more subframes of every substantially, securing the maintenance period for every subframe and performing a gradation display drive.

[0019] Both when not circulating with the case where the selection sequence of a subframe period circulates are contained in the selection approach by this invention. Moreover, both the case of sequential scanning and when that is not right are contained about each of a subframe.

[0020] It is effective in the ability to shorten a frame period compared with the conventional digital gradation means of displaying, and reduce a flicker sharply by the above-mentioned configuration.

[0021] Moreover, a horizontal scanning period can enlarge and fixed, then the power by the charge and discharge of the liquid crystal panel capacity carried out to this time amount can be reduced for frame frequency.

[0022] Furthermore, a D/A conversion circuit and an operational amplifier can be unnecessary, the configuration of a drive circuit can be simplified, and reduction of power consumption can be aimed at.

[0023] Moreover, for this invention, the selection sequence of a subframe period is SF1->SF2->... It is ->SF_n->SF1->SF2->... There is also a case of the drive approach which chooses the scanning line so that it may circulate with ->SF_n. If it is in such a drive approach, as the selection approach of the scanning line, it may not necessarily be scanned sequentially about each of a subframe. Moreover, for this invention, the selection sequence of a subframe period is SF1->SF2->... It is ->SF_n->SF1->SF2->... If it circulates with ->SF_n and sees about said one subframe period, there is also a case of the drive approach which chooses the scanning line so that it may be scanned sequentially.

[0024] Moreover, this invention is weighting of H and a maintenance period about N and a horizontal scanning period in the number of subframes 1:2:4 : ... When $2^{(N-1)}$ of :2 and the number of scanning lines are set to L and a positive integer is set to K, said frame period may be set up with $NH(1+K(2^{(N-1)} - 1)) = NHL$, and may be driven.

[0025] moreover, said frame period may be set up with $NH(1+\sum_{i=1}^N K(i)) = NHL$, and this invention may drive it, when weighting of a maintenance period [in / the number of subframes and / for a horizontal scanning period / in it / H and the i-th subframe period] is set to K (i) (however, i= -- referred to as 1, 2, --, N) and the number of scanning lines is set to L [N]

[0026] Moreover, it may set to 2 the degree of freedom of said signal level obtained for said one-frame period to one gradation while this invention prepares beforehand two or more three or more signal level fewer than the number of display gradation, chooses the value of either of said two or more signal level according to digital image data and outputs it through a signal line.

[0027] Two or more signal level is good also as binary, and good also as three or more two or more values. Especially in the case of three or more two or more values (multiple-value-izing), it means performing a gradation display according to concomitant use of digital one and an analog. And when it multiple-value-izes in this way, there is an advantage which can increase the number of display gradation, without increasing the number of subframes. Therefore, if gradation is appropriately chosen so that a rapid bit change with two adjacent gradation may become small, it will become possible to suppress image quality degradation by the animation false profile, without increasing a subframe.

[0028] Moreover, this invention is the active-matrix mold display constituted so that the above-mentioned drive approach might be realized.

[0029] Moreover, as an active-matrix mold display, you may be the liquid crystal display which has a liquid crystal layer, and may be the organic electroluminescence display which replaced with the liquid crystal layer and was equipped with the luminous layer.

[0030]

[Embodiment of the Invention] (Gestalt 1 of operation) Drawing 1 is the important section block diagram of the active matrix liquid crystal display 10 concerning the gestalt 1 of operation, and drawing 2 is the circuit diagram showing the electric configuration of a liquid crystal display 10. In

the liquid crystal display concerning the gestalt 1 of this operation, the same reference mark is given to the part corresponding to the conventional example shown in drawing 10 and drawing 14, and detailed explanation is omitted. This liquid crystal display 10 is an active-matrix mold display which consists of two or more subframes SF1, SF2, --, SFn (a reference mark SF shows when naming generically) which write in one frame and consist of a period and a maintenance period, and performs a gradation display by the summation effect of a maintenance period. A liquid crystal display 10 has the 1st substrate 11, the 2nd substrate 12 which counters the 1st substrate 11 and is arranged, and a substrate 11 and the liquid crystal layer 103 by which the closure is carried out among 12. Two or more signal lines S1, S2, --, Sn (naming a signal line generically) arranged in the shape of a matrix at the medial surface of the 1st substrate 11 a reference mark S -- being shown -- two or more scanning lines G1, G2, --, Gm (when naming the scanning line generically) Corresponding to each intersection shown by the reference mark G, the storage capacitance 104 connected to the thin film transistor 102 (TFT) as a switching element, the pixel electrode 105 connected to TFT102, and the pixel electrode 105 is formed. Moreover, the counterelectrode 14 is formed in the medial surface of the 2nd substrate 12.

[0031] 20 is a signal-line drive circuit. This signal-line drive circuit 20 has a shift register / latch circuit 106 (for simplification of a drawing, a latch is combined with a shift register and shown as one block), a decoder 501, and an analog switch 502. A decoder 501 and an analog switch 502 constitute an analog multiplexer, and make the work which chooses either of the binary fixed electrical potential differences VH and VL according to digital image data. The function which the signal-line drive circuit 20 prepares beforehand the voltage level of plurality (the gestalt 1 of this operation binary [of the fixed electrical potential differences VH and VL]) smaller than the number of display gradation, chooses the value of either of said two or more voltage levels according to digital image data, and is outputted through a signal line S by such configuration will be achieved.

[0032] Moreover, 30 is a scanning-line drive circuit. This scanning-line drive circuit 30 consists of a decoder 803 which chooses the scanning line G specified by the address signal ADV, and an output buffer 110. The address signal ADV outputted from a control circuit (not shown) is supplied to a decoder 803, and it is constituted so that the scanning line addressed by the address signal ADV may be chosen. In addition, the assignment sequence of the address is beforehand memorized by the memory in a control circuit (not shown), and the random scan of the scanning line will be carried out by the predetermined sequence later mentioned based on this memory.

[0033] Subsequently, the drive approach of a liquid crystal display 10 is explained. With the gestalt 1 of operation, the frame period which displays a whole image is divided into two or more subframe periods by which weighting was carried out in time, and time Pulse Density Modulation is performed by carrying out the selection output of the binary fixed electrical potential differences VH or VL in each subframe period. although the relation of the combination of a fixed electrical potential difference binary [in gradation data and a subframe] is shown in drawing 15, it differs from drawing 15 -- you may combine and come out.

[0034] Subsequently, a concrete drive sequence is shown in drawing 3. this drawing 3 -- 0th scanning-line - it is the 16 scanning lines of the 15th scanning line, and a fixed electrical potential difference is binary and the example when both the number of subframes and the number of bits of input gradation data are in agreement by 4 is shown. Drawing 3 (a) and drawing 3 (c) show the subframe of the 0th scanning line. Moreover, drawing 3 (b) and drawing 3 (d) show the selection sequence of the scanning line. In addition, drawing 3 (a) and drawing 3 (c) were drawn by dividing into two in consideration of the tooth space of a drawing etc., although the one-frame period is shown on the whole and drawing 3 (c) follows drawing 3 (a). Moreover, similarly, drawing 3 (b) and drawing 3 (d) were drawn by dividing into two in consideration of the tooth space of a drawing etc., although the one-frame period is shown on the whole and drawing 3 (d) follows drawing 3 (b).

[0035] Hereafter, the concrete drive approach is explained, referring to drawing 3. The period of each subframes SF1-SF4 consists of a write-in period and a maintenance period, and the write-in period is fixed in every subframe at 1 horizontal-scanning period (1H), and it doubles [period / twice / of 2 / power / the constant of a horizontal scanning] weighting of the maintenance period for every subframe. That is, the maintenance period of a subframe SF 1 is set to 4H, the maintenance period of a subframe SF 2 is set to 8H, the maintenance period of a subframe SF 3 is set to 16H, and

the maintenance period of a subframe SF 4 is set to 32H.

[0036] Here, the drive approach in this invention aims at shortening of a frame period. And the one scanning line beforehand defined for this purpose achievement (in the case of drawing 3) To the maintenance period for every subframe related for being equivalent to the 0th scanning line, it is the scanning line (in the case of drawing 3) of the remainders other than said one scanning line defined beforehand. the 1st - the 15th scanning line -- corresponding, if a random scan is carried out according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period It is characterized by securing the writing and maintenance period for every subframe about all the scanning lines, and performing a gradation display.

[0037] Here, it faces setting up the selection sequence of the concrete scanning line for attaining the above-mentioned purpose, and the subframe period is generalized first. When making 1 horizontal-scanning period and N into the total number of subframes and making K into a positive integer for H, it is the i-th subframe period (however, $i = 1, 2, \dots, N$),

(** (i-1) xNK of 1+2) It is expressed xH. The 1st term in the parenthesis of an upper type expresses a write-in period, and the 2nd term expresses the maintenance period. a maintenance period is expressed with x(2 powers) (constant K) x(several subframes N) x (horizontal scanning period H) -- having -- every subframe -- the part of (a power of 2) -- 1, 2, 4, and 8 -- weighting is carried out to ... The term of NK is included at the maintenance period because it is useful to compaction of a frame period so that it may mention later.

[0038] And since it is the sum of all subframe periods, an one-frame period is $x(N + NK(1 + 2 + 4 + \dots + 2^{N-1}))$ $H = NH(1 + K(N^{\text{th power of } 2} - 1))$.

It is expressed.

[0039] In the wave form chart of drawing 3 (a) and (c), the part of a pulse writes in and a period and the other part are equivalent to a maintenance period.

[0040] By not scanning sequentially from a top to the bottom simply, but choosing in predetermined sequence, as shown in drawing 3 (b) and (d), the selection sequence of the scanning line writes in the subframe of other Rhine using the maintenance period of the subframe period in a high order bit, and is shortening the frame period. The following procedures perform the concrete approach of shortening a frame period.

[0041] (1) In order to write in all subframes, the write-in period of N time is required for the one setting period of the display number of scanning lines to one line. Therefore, when the display number of scanning lines is L, a twice ($N \times L$) as many write-in period as 1 horizontal-scanning period is required for an one-frame period. That is, a write-in period is expressed with NHL. When writing in other Rhine using a maintenance period, the time of $NH(1 + K(N^{\text{th power of } 2} - 1)) = NHL$ being realized is the most efficient. Therefore, it is $L = 1 + K(N^{\text{th power of } 2} - 1)$ about the display number of scanning lines.

What is necessary is just to choose so that it may become.

[0042] In the example of drawing 3 (b) and (d), since the number of subframes is $N = 4$, the display number of scanning lines is set to $L = 15K + 1$. K -- a positive integer -- it is -- $K = 1$, and 2 and 3 -- if ... $L = 16$, and 31 and 46 -- it becomes ... In drawing 3 (b) and (d), the display number-of-scanning-lines $L = 16$ or 1-frame period is $NHL = 64H$ as $K = 1$.

[0043] (2) The setting following ** of the selection sequence of the scanning line explains the selection sequence of the scanning line to a detail. Drawing 3 R> 3 is the case where the numbers of subframes are $N = 4$ and the display number of scanning lines $L = 16$ ($K = 1$), and each subframe period is 5H, 9H, 17H, and 33H, and one-frame periods are these sums and are set to 64H. If the 0th top scanning line is observed, the subframe SF 1 to the least significant bit is written in among horizontal scanning period 1H from time of day $t = 0$. Then, there is a four-H maintenance period and the time of day which writes in SF2 of the 0th scanning line next is set to $t = 5H$. The subframe of other scanning lines is written in between the maintenance periods of this SF1. $t = 1H$ [namely,] -- SF2 of the 15th scanning line -- by $t = 2H$, SF4 of the 9th scanning line is written in by $t = 3H$, and SF1 of the 1st scanning line is written in for SF3 of the 13th scanning line $t = 4H$. the sequence of the subframe which will be written in if it puts in another way -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 ... as -- it circulates. Moreover, if one subframe 4, for example, SF, is observed, selection sequence will set

initiation Rhine to 9, and it is 9->10->11->... It is ->15->0->1->... It is scanned sequentially like ->8. It is the same at the point called sequential scanning only by initiation Rhine differing about other subframes. Initiation Rhine of each subframe will be uniquely decided, if the write-in time of day of each subframe to the 0th line is decided. Thus, if the scanning line is chosen so that the subframe of other Rhine may be written in using the maintenance period of a subframe, compared with the case where scan sequentially simply and subframe structure is taken, a frame period can be shortened N/ (Nth power of 2 - 1) twice.

[0044] For example, although drawing 3 and drawing 16 are the same display number of scanning lines and the same number of subframes, the frame period of drawing 16 of sequential scanning can be managed with drawing 3 to being 240H 64H. If a frame period can be shortened, a flicker called a flicker can be prevented and fixed, then the power by the charge and discharge of liquid crystal panel capacity which can increase and perform a horizontal scanning period at this horizontal scanning period can be reduced for frame frequency.

[0045] In the above-mentioned example, although the ratio of the maintenance period of a subframe was set to SF1:SF2:SF3:SF 4= 1:2:4:8, if this invention shows the selection sequence of the scanning line to drawing 4 by the same view as the above even if it is not limited to this and it sets it as SF1:SF2:SF3:SF 4= 2:8:1:4, it can attain shortening of a frame period.

[0046] moreover -- the above-mentioned example -- the selection sequence of a subframe period -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 ... as -- when circulating and seeing about one subframe period, the scanning line was chosen so that it might be scanned sequentially, although it was this invention is not limited to this and shown in drawing 5 -- as -- the selection sequence of a subframe period -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 -- it circulates with ..., also although kicked As long as it sees about one subframe period, it may be made to perform selection which is not scanned sequentially. If it observes in the case of [4] drawing 5 (for example, SF), selection sequence will set initiation Rhine to 3, and it is 3->5->7->9->11->13->15->2->4->... It is the scan in every two lines like 14->3->5->. It is the scan in every two lines similarly about other Rhine. Even if it is selection of the scanning line shown in such drawing 5, shortening of a frame period can be attained. In addition, the direction which scans sequentially can simplify the address circuit which specifies the scanning line.

[0047] moreover -- the above-mentioned example -- a subframe period -- the small order of weighting -- SF1->SF2->SF3->SF4->SF1-> ... as -- although it circulated and the scanning line was chosen -- reverse -- descending of weighting -- SF4->SF3->SF2->SF1->SF4-> -- you may circulate with ... or the magnitude of weighting -- not related -- for example, SF3->SF1->SF4->SF2->SF3-> ... as -- subframe sequence may be set up freely.

[0048] Moreover, although the period through which a subframe circulates was made in agreement with N= 4 subframes and made into 4H period in the above-mentioned example, the range of the multiple of N, for example, the case of N= 4, may be circulated 8H period. Moreover, all Rhine may be divided into every block which consists of two or more Rhine, every several lines, and even lines and odd lines, and the sequence of a subframe may be changed. In such a case, it may not necessarily be scanned sequentially about each of a subframe.

[0049] (Epitome of the selection approach of the scanning line) If the selection approach of the above-mentioned scanning line is summarized, it can divide roughly into the following three kinds.

[0050] (1) If the random scan of the scanning line of the remainders other than said one scanning line defined beforehand is carried out to the maintenance period for every subframe about the one scanning line beforehand defined among two or more scanning lines according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period, in each of each scanning line, writing / maintenance period for said two or more subframes of every is secured substantially.

[0051] By this selection approach, both when not circulating with the case where the selection sequence of a subframe period circulates are contained. Moreover, both the case of sequential scanning and when that is not right are contained about each of a subframe. According to this selection approach, it is effective in the ability to shorten a frame period by using the holding time effectively.

[0052] (2) The selection sequence of a subframe period is SF1->SF2->... ->SFn->SF1->SF2-> ... The scanning line is chosen so that it may circulate with ->SFn.

[0053] By this selection approach, it may not necessarily be scanned sequentially about each of a subframe. While according to this selection approach being able to use the holding time effectively further and being able to shorten a frame period most compared with the above-mentioned selection approach of (1), it is effective in the ability to simplify the address circuit which specifies the scanning line.

[0054] (3) The selection sequence of a subframe period is SF1->SF2->...->SF_n->SF1->SF2->... If it circulates with ->SF_n and sees about said one subframe period, the scanning line will be chosen so that it may be scanned sequentially. According to this selection approach, it is effective in the ability to constitute the address circuit which specifies the scanning line from an easy counter circuit of a configuration compared with the selection approach of above (1) and (2).

[0055] In addition, the selection approach of above-mentioned (1) - (3) may serve as the same drive sequence as a result, although the views of the selection approach of the scanning line differ.

[0056] Moreover, in the above-mentioned example, although the maintenance period of a subframe was made into $x(2 \text{ powers})$ (constant K) x (several subframes N) x (horizontal scanning period H), the part of $x(2 \text{ powers})$ (constant K) may be set as arbitration. If it becomes common, partial (constant K) $x(2 \text{ powers})$ of weight is transposed to $K(i)$, and $NH-K(i)$ is expressed for a maintenance period, and it is the i -th subframe period (however, $i=1, 2, \dots, N$), $(1+N-K(i))$ It can express xH . Moreover, since it is the sum of all subframe periods, an one-frame period is $NH(1+K(1)+K(2)+\dots+K(N))=NH(1+\sum K(i))$.

It is expressed. If this is placed with NH in order to shorten a frame period, the display number of scanning lines will be $L=1+K(1)+K(2)+\dots+K(N)=1+\sum K(i)$.

It becomes. And what is necessary is just to set up the selection sequence of the scanning line based on the view same also in this case as the case $x(2 \text{ powers})$ (constant K) x (several subframes N) x (horizontal-scanning period H) Where the maintenance period of the above-mentioned subframe is carried out.

[0057] (Supplementary information of the gestalt 1 of operation) Although the opposite reversal drive was assumed like the conventional example about the alternating current drive of liquid crystal and the fixed electrical potential difference was made binary with the gestalt of ** book operation, when setting opposite constant, a fixed electrical potential difference can be applied by considering as every [the binary one] and a total of four values by straight polarity and negative polarity, respectively. In addition, if the capacity-coupling drive of the preceding paragraph gate or the capacity-coupling drive which controls storage capacitance independently is used, it is possible to carry out opposite for a fixed electrical potential difference to regularity in the binary state.

[0058] ** Although the number of display Rhine was set to $L=16$ from $N=4$ subframes and a constant $K=1$ in this example, this may be the number of maximum Rhine which can be displayed, and the number of Rhine smaller than this is sufficient as it in fact. For example, the number of maximum Rhine which can be displayed is set to $L=16$, and when the actually displayed number of Rhine is made into 15 lines, the time amount as which no Rhine is chosen only arises by four [H].

[0059] (Gestalt 2 of operation) Drawing 6 is the circuit diagram showing the electric configuration of liquid crystal display 10A concerning the gestalt 2 of operation. The gestalt 2 of this operation gives the same reference mark to the part which is similar and corresponds to the gestalt 1 of operation. Although the gestalt 1 of the above-mentioned implementation was made to perform a gradation display in the combination of a fixed electrical potential difference binary [in two or more subframes by which weighting was carried out in time], with the gestalt 2 of this operation, the description of constructing the fixed electrical potential difference of three or more values, and performing a gradation display by **** is carried out. This means performing a gradation display according to concomitant use of the gradation display by the multiple-value subframe, i.e., digital one, and an analog.

[0060] Thus, although the circuitry of the analog multiplexer (a decoder and switch) which chooses the fixed electrical potential difference of a signal side drive circuit becomes complicated when it multiple-value-izes, there is an advantage which can increase the number of display gradation, without increasing the number of subframes. for example, the degree of freedom of the fixed electrical potential difference which can be taken to one gradation like drawing 7 when the ratio of a maintenance period is set to 1:2:4:8 by 3 value 4 subframe -- 2, then a maximum of 31 gradation

profit ****.

[0061] It is also possible to lessen the number of subframes by multiple-value-ization on the other hand. for example, the degree of freedom of the fixed electrical potential difference which can be taken to one gradation like drawing 8 when the ratio of a maintenance period is set to 1:2:4 by 3 value 3 subframe -- 2, then a maximum of 15 gradation profit ****. If the number of subframes can be lessened, a frame period can be shortened further and it is possible fixed, then to be able to reduce horizontal scan frequency and to reduce power for frame frequency. In case it multiple-value-izes here, by setting to 2 the degree of freedom of the fixed electrical potential difference which can be taken to one gradation, the brightness jump between adjacent gradation can be prevented and a continuity can be maintained in a gradation-brightness property.

[0062] Moreover, if gradation is appropriately chosen so that a rapid bit change with two adjacent gradation may become small like drawing 9, using the ratio of a maintenance period as 1:2:2:2 by 3 value 4 subframe, it is possible to suppress image quality degradation by the animation false profile, without increasing a subframe.

[0063] In addition, as well as a binary case when it multiple-value-izes, the alternating current drive of liquid crystal is possible, without doubling the number of fixed electrical potential differences using an opposite reversal drive and a capacity-coupling drive.

[0064] (Other matters) Although the gestalten 1 and 2 of the above-mentioned implementation used and explained liquid crystal to the display device, even if a display device is organic electroluminescence, the selection approach of the scanning line of the gestalten 1 and 2 operation is applicable similarly.

[0065]

[Effect of the Invention] According to this invention, the following effectiveness is done so as mentioned above.

(1) In the conventional active-matrix mold indicating equipment especially liquid crystal, and the active-matrix mold indicating equipment using organic electroluminescence, a frame period can be shortened compared with the conventional digital gradation means of displaying, and it is effective in the ability to reduce a flicker sharply. Moreover, about frame frequency, a horizontal scanning period can enlarge and there are fixed, then effectiveness that the power by the charge and discharge of the liquid crystal panel capacity carried out to this time amount can be reduced.

[0066] (2) A D/A conversion circuit and an operational amplifier are unnecessary, the configuration of a driver circuit can be simplified, and there is effectiveness which can reduce the power consumed by these.

[0067] (3) Don't need the property of a uniform thin film transistor with high degree of accuracy, so that it is required by the conventional analog gradation means of displaying, but it is effective in the ability to reduce image quality degradation of the brightness nonuniformity by transistor-characteristics dispersion etc.

[0068] (4) By multiple-value-izing a fixed electrical potential difference, it becomes possible to prevent image quality degradation of gradation nature, an animation false profile, etc., without increasing power.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] This invention relates to the display which performs a multi-tone display in time in detail with the combination of the voltage level of binary [in a ***** subframe period with weight], or a multiple value, and its drive approach about the display of an active matrix especially liquid crystal, the display that used organic electroluminescence (electroluminescence), and its drive approach.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

 PRIOR ART

[Description of the Prior Art] Fewer power consumption is demanded of the display used for the small pocket device by cell drive. Liquid crystal and organic electroluminescence (electroluminescence) are known as a representation rank of the display device which fills such a demand. It is common to control the brightness of a pixel and to perform a gradation display according to the electrical potential difference or current of an analog, in the indicating equipment of an active matrix using these display devices and the indicating equipment which uses the thin film transistor (TFT) of three terminals as a switching element typically. For example, when impressing the electrical potential difference of an analog in the case of liquid crystal, by passing the current of an analog, in the case of organic electroluminescence, the brightness of a display device is changed, and it is indicating by gradation.

[0003] The configuration of the conventional active-matrix liquid crystal panel is shown in drawing 10, and the gradation method of presentation is explained. 101 is the liquid crystal panel of an active matrix, and consists of signal lines S1-Sn, the scanning lines G1-Gm which intersect perpendicularly with this, and a switching element near [the] the intersection. Si is an example of the thin film transistor (TFT) of a switching element and three common terminals in this case which a certain signal line and Gj have in a certain scanning line, and 102 has near [those] the intersection. 103 shows a liquid crystal device and Counterelectrode Vcom is formed in the side which stands face to face against a transistor 102. 104 is storage capacitance, assisted the capacity component of a liquid crystal device 103, and has prevented degradation of image quality. Common connection of the electrode by the side of the reverse is separately made as Vst in many cases. The intersection 105 by the side of these transistors is equivalent to a pixel electrode.

[0004] If actuation is explained briefly, the scanning line Gj will serve as quantity potential once at an one-frame period, it will be made to flow through a transistor 102, and the pixel electrode 105 103, i.e., liquid crystal capacity, and storage capacitance 104 will be charged to Counterelectrode Vcom to the potential of the signal line Si at this time. The scanning line Gj serves as low voltage after that, a transistor 102 is un-flowing, and this charged potential is maintained during the one-frame period. Moreover, although it is common to carry out an alternating current drive as for liquid crystal, the pulse-like wave which reversed Counterelectrode Vcom and the common electrode Vst of storage capacitance synchronizing with the signal line Si is added, and, generally decreasing the amplitude of a signal line Si is also performed. 106 is a shift register by the side of a signal, and a latch, by the clock signal CKH and start signal STH which are inputted from the outside, carries out the sequential sampling of the video signal, and carries out serial-parallel conversion. In drawing 10, the example of a digital video signal is shown, a two or more bits video signal is changed into an analog signal by the D/A conversion circuit 107, and current amplification is carried out with an operational amplifier 108, and it is added to signal lines S1-Sn. A scan side consists of the shift register 109 and output buffer 110 which are scanned from a top to the bottom one by one with the clock signal CKV added from the exterior, and a start signal STV, and drives the scanning lines G1-Gm with pulse shape.

[0005] The wave form chart of each part is shown in drawing 11. HD shows a Horizontal Synchronizing signal, and the period is the horizontal scanning period H, and is equal to the period of above-mentioned STH and above-mentioned CKV. These phases are changed a little with a panel property etc. An input signal is a digital video signal and data change with the period of CKH. FF1,

FF2, and FF3 show the sampling pulse of a signal side shift register. For example, in the case of gradation [4 bits and / 16], if data are expressed in hexadecimal, "F" is sampled and latched to "7" and FF3 by "0" and FF2 at FF1. If D/A conversion of this is carried out to the timing of a latch pulse, the pulse height to the opposite potential Vcom will change, and gradation will be expressed now. If opposite reversal is carried out, in case the alternating current drive of liquid crystal will be carried out, it is possible to set about 1/2 of voltage swings of a signal line to 2, and, generally it is carried out. In addition, overlapping the preceding paragraph gate (although not shown in drawing Gj- 1), forming the storage capacitance 104 of drawing 10 , impressing a pulse voltage from the gate side of the preceding paragraph, and having kept opposite potential constant -- opposite reversal -- the same -- the voltage swing of a signal line -- about -- there is a capacity-coupling drive which can be reduced to one half (JP,3-35218,A). Or effectiveness with the same said of the case of the capacity-coupling drive (Japanese Patent Application No. 11-255228) which impresses a pulse voltage to storage capacitance independently of the gate is acquired, without making storage capacitance 104 overlap the preceding paragraph gate.

[0006] The selection sequence of the scanning line is shown in drawing 12 . An axis of abscissa is time amount and an axis of ordinate is selection Rhine. The minimum width of face of a time-axis is the horizontal scanning period H, and the number of display Rhine is 16. Like drawing 12 , selection sequence is 0->1->2->... It is scanned sequentially like ->15. Therefore, an one-frame period is completed by 16H, and the writing of the following frame starts. In fact, although a perpendicular blanking period is established at a frame period in addition to the Rhine selection time amount, it is omitting in drawing 12 . In addition, the horizontal scanning period H is equal to the period of HD of drawing 11 , and the analog signal is written in the pixel in this time amount. Next, the configuration of the conventional active-matrix organic EL panel is shown in drawing 13 . The case of the liquid crystal panel of drawing 10 and the thing of this function attach the same number. 401 is the organic EL panel of an active matrix, and consists of signal lines S1-Sn, the scanning lines G1-Gm which intersect perpendicularly with this, and a switching element near [the] the intersection. Si is the 1st and 2nd switching elements which a certain signal line and Gj have in a certain scanning line, and 402 and 403 have near [those] the intersection, and shows the thin film transistor (TFT) of three terminals. 404 is auxiliary capacity and carries out the role holding the electrical potential difference of the signal line Si impressed to the gate electrode of the 2nd transistor 403 through the 1st transistor 402. The location of 405 shows a pixel electrode and is connected to the current supply line Vs through the 2nd transistor 403. 406 is an organic EL device, it is formed between the pixel electrode 405 and Counterelectrode Vcom, emits light according to the current which flows between Counterelectrode Vcom and the electrical-potential-difference supply line Vs, and performs a gradation display by the current control. About actuation of a level drive circuit and a vertical-drive circuit, it is the same as that of the case of the liquid crystal of drawing 1 , and scan the scanning line Gj sequentially, it is made to flow through the 1st transistor 402, and the analog voltage outputted to the signal line Si is written in the 2nd gate and auxiliary capacity 404 of a transistor 403.

[0007] As mentioned above, at a conventional active-matrix liquid crystal panel and a conventional organic EL panel, the gradation display has been performed in modulating brightness in analog. Therefore, the D/A conversion circuit was prepared in the level drive circuit, and the electrical potential difference or current of an analog quantity needed to be outputted to the panel. However, it was the factor in which it is necessary to form an operational amplifier in the latter part of a D/A conversion circuit as a current buffer for carrying out the charge and discharge of the signal-line capacity which is a load, and this increases the power consumption of the whole drive circuit. Because, since a static current flows continuously and is continuing the operational amplifier, even when having not carried out the charge and discharge of the load, and a number equal to the total number of signal lines of operational amplifiers moreover existed, total of the power consumption by the static current of an operational amplifier became large, and this had accounted for the big rate in the power consumption of the whole drive circuit.

[0008] Moreover, in order to control brightness by the gradation display of a active-matrix organic EL panel with the amount of currents which flows to an organic EL device, the display quality of a panel is very sensitive to dispersion in the current-voltage characteristic of a pixel transistor. Therefore, in order to prevent the image quality fall of brightness nonuniformity etc., it is necessary

to form transistor characteristics in homogeneity over the whole panel.

[0009] The drive approach that a time amount modulation performs a gradation display in digital one only using a binary fixed electrical potential difference is learned not using analog circuits, such as a D/A converter and an operational amplifier, as one approach of solving these power technical problems and an image quality technical problem. In this application, this shall be called digital gradation means of displaying. In digital gradation means of displaying, dispersion in the transistor characteristics which there is no power loss by the static current of an analog circuit, and are demanded from high definition is not severe, either.

[0010] The configuration of the conventional digital gradation means of displaying is shown by making the case of liquid crystal into an example at drawing 14. The analog multiplexer 501, i.e., the decoder, and analog switch 502 with which drawing 14 chooses the binary fixed electrical potential differences VH and VL instead of a D/A conversion circuit and an operational amplifier as compared with drawing 10 are arranged. A decoder and an analog switch can be constituted from a very easy circuit, and do not almost have static power consumption. Moreover, a decoder and an analog switch are arranged instead of a D/A conversion circuit and an operational amplifier like [in the digital drive using organic electroluminescence] drawing 5. If digital gradation means of displaying is applied to especially organic electroluminescence and even the current variation to a binary fixed electrical potential difference will be stopped even if the current-voltage characteristic of a pixel transistor varies somewhat, there is an advantage that the good image which brightness nonuniformity does not produce can be offered. In addition, a scan side is constituted by the shift register circuit for scanning sequentially like drawing 7, and is the same as the analog drive of drawing 10.

[0011] Next, how to display gradation with the binary fixed electrical potential differences VH and VL is explained with drawing 15. Dividing the frame period which displays a whole image into two or more subframe periods by which weighting was carried out in time, in each subframe period, in the case of organic electroluminescence, in the case of liquid crystal, it is adding VH or VL to the gate electrode of the 2nd transistor, and it is performing time Pulse Density Modulation to the pixel electrode. Drawing 15 shows the example when the fixed electrical potential difference of the number of bits [the number of subframes and] of input data corresponds with binary, and input data is [the number of 4 bits and subframes] 4. Corresponding to the most significant bit (MSB) of input data - the least significant bit (LSB), subframes SF4-SF1 are assigned, respectively. The combination of the fixed electrical potential differences VH and VL binary [in the subframes SF1-SF4 by which weighting was carried out to the input data] is performing 16 kinds of gradation displays. For example, at the time of "1011", by the subframe SF 3, VL corresponding to [in them] "0" at a binary number is chosen, and VH corresponding to "1" corresponding to [in gradation data] 11 at a decimal number is chosen by subframes SF1, SF2, and SF4. In addition, VH may be corresponded to "0" and VL may be made to correspond to "1" according to the permeability-voltage characteristic (T-V property) of a liquid crystal device, or the luminescence brightness-current characteristic of organic electroluminescence.

[0012] In the conventional digital gradation means of displaying, in order to take the subframe structure by which weighting was carried out in time, as shown in drawing 16 $R > 6$, it is necessary to choose the scanning line. In order that drawing 16 may scan the scanning line sequentially from a top to the bottom simply and may set time weighting of a subframe to 1:2:4:8 by the case where the number of subframes is 4, the high order bit has the long subframe period. Thus, it sets a horizontal scanning period to H for the number of subframes, setting N and the number of display Rhine as L, and the frame period in the case of scanning sequentially by digital drive is expressed as $L(1+2+4+ \dots + 2^{N-1})$. If the number N of subframes increases as shown in an upper type, a subframe period will originate in the term of the Nth power of 2, and will become large rapidly. The maintenance period when the subframe period especially over the most significant bit (MSB) does not write in other Rhine will increase very much. A flicker which a frame period increases according to this cause, and is called a flicker arises. Conversely, when frame frequency was set constant, the technical problem that horizontal scan frequency became large and increase of power was caused occurred.

[0013] Next, the animation false profile which is an image quality technical problem peculiar to

digital gradation means of displaying is explained. The generating principle of an animation false profile is shown in drawing 17. A fixed electrical potential difference considers a 2 inter-frame continuous brightness change of a certain pixel supposing a movie display, when the ratio of 4 and the maintenance period of a subframe displays [binary and the number of subframes] 16 gradation by 1:2:4:8. In drawing 17, in order to give explanation easy, it has chosen sequentially from the subframe SF 4 to the most significant bit in time. At the 1st frame, gradation "7", "0111", is displayed, and suppose that gradation "8", "1000", was displayed by the 2nd frame. [i.e.,] [i.e.,] In this case, "01111000" will be displayed in 2 inter-frame. although a luminescence pattern is accumulated by human being's eyes and it is equalized in time -- frame frequency -- about 60Hz -- "and 1111 ... originally it must be visible to the brightness of "7" or "8" to the luminescence pattern of "-- gradation -- it will be visible to the brightness of "16" for a moment. Thus, the abrupt change of a high order bit brings about an animation false profile. In order to prevent this, generally, the number of subframes is increased and a means to suppress a rapid bit change as much as possible is used. For example, like drawing 18, the number of subframes is set to 5 and 16 gradation is appropriately chosen for the ratio of the maintenance period of a subframe as 1:2:4:4:4. At this time, the bit change to gradation "gradation from 7"" 8" becomes loose, and the animation false profile about this gradation change decreases. However, the animation false profile to gradation "gradation from 3"" 4" remains. If the number of subframes is increased further, an animation false profile can be reduced further. Thus, when it was going to reduce the animation false profile, the number of subframes needed to be increased, therefore the frame period increased, horizontal scan frequency increased, therefore fixed, then the technical problem that power increase was brought about occurred frame frequency.

[Translation done.]

*** NOTICES ***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] According to this invention, the following effectiveness is done so as mentioned above.

(1) In the conventional active-matrix mold indicating equipment especially liquid crystal, and the active-matrix mold indicating equipment using organic electroluminescence, a frame period can be shortened compared with the conventional digital gradation means of displaying, and it is effective in the ability to reduce a flicker sharply. Moreover, about frame frequency, a horizontal scanning period can enlarge and there are fixed, then effectiveness that the power by the charge and discharge of the liquid crystal panel capacity carried out to this time amount can be reduced.

[0066] (2) A D/A conversion circuit and an operational amplifier are unnecessary, the configuration of a driver circuit can be simplified, and there is effectiveness which can reduce the power consumed by these.

[0067] (3) Don't need the property of a uniform thin film transistor with high degree of accuracy, so that it is required by the conventional analog gradation means of displaying, but it is effective in the ability to reduce image quality degradation of the brightness nonuniformity by transistor-characteristics dispersion etc.

[0068] (4) By multiple-value-izing a fixed electrical potential difference, it becomes possible to prevent image quality degradation of gradation nature, an animation false profile, etc., without increasing power.

[Translation done.]

*** NOTICES ***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] It will be as follows if the technical problem of the above-mentioned background technique is summarized.

(1) In indicating equipments, such as an indicating equipment used for the pocket device of a small cell drive especially liquid crystal of an active matrix, and organic electroluminescence, when the ***** subframe with weight performed the multi-tone display in time only on the binary fixed electrical potential difference, without using analog circuits, such as a D/A converter and an operational amplifier, the frame period increased, and the flicker was generated and it had become the factor which increases power.

[0015] (2) Moreover, in order to reduce an animation false profile, when the number of subframes was increased, increase of power was caused further.

[0016] The purpose of this invention is offering the active-matrix mold display which performs a multi-tone display by the subframe, moreover shortens a frame period, and prevented generating of a flicker, and its drive approach.

[0017] Moreover, other purposes of this invention are offering the active-matrix mold display which reduced the animation false profile, and its drive approach, without increasing the number of subframes.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] In the drive approach of an active-matrix mold display of constituting this invention from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period in order to attain the above-mentioned purpose While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line At the maintenance period for every subframe about the one scanning line defined beforehand the scanning line of the remainders other than said one scanning line defined beforehand If a random scan is carried out according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period, it will set to each of each scanning line. It is characterized by performing the writing for said two or more subframes of every substantially, securing the maintenance period for every subframe and performing a gradation display drive.

[0019] Both when not circulating with the case where the selection sequence of a subframe period circulates are contained in the selection approach by this invention. Moreover, both the case of sequential scanning and when that is not right are contained about each of a subframe.

[0020] It is effective in the ability to shorten a frame period compared with the conventional digital gradation means of displaying, and reduce a flicker sharply by the above-mentioned configuration.

[0021] Moreover, a horizontal scanning period can enlarge and fixed, then the power by the charge and discharge of the liquid crystal panel capacity carried out to this time amount can be reduced for frame frequency.

[0022] Furthermore, a D/A conversion circuit and an operational amplifier can be unnecessary, the configuration of a drive circuit can be simplified, and reduction of power consumption can be aimed at.

[0023] Moreover, for this invention, the selection sequence of a subframe period is SF1->SF2->... It is ->SFn->SF1->SF2->... There is also a case of the drive approach which chooses the scanning line so that it may circulate with ->SFn. If it is in such a drive approach, as the selection approach of the scanning line, it may not necessarily be scanned sequentially about each of a subframe. Moreover, for this invention, the selection sequence of a subframe period is SF1->SF2->... It is ->SFn->SF1->SF2->... If it circulates with ->SFn and sees about said one subframe period, there is also a case of the drive approach which chooses the scanning line so that it may be scanned sequentially.

[0024] Moreover, this invention is weighting of H and a maintenance period about N and a horizontal scanning period in the number of subframes 1:2:4 : ... When ** (N-1) of :2 and the number of scanning lines are set to L and a positive integer is set to K, said frame period may be set up with $NH(1+K(N^{\text{th power of } 2 - 1})) = NHL$, and may be driven.

[0025] moreover, said frame period may be set up with $NH(1+\sigma K(i)) = NHL$, and this invention may drive it, when weighting of a maintenance period [in / the number of subframes and / for a horizontal scanning period / in it / H and the i-th subframe period] is set to K (i) (however, i= -- referred to as 1, 2, --, N) and the number of scanning lines is set to L [N]

[0026] Moreover, it may set to 2 the degree of freedom of said signal level obtained for said one-frame period to one gradation while this invention prepares beforehand two or more three or more signal level fewer than the number of display gradation, chooses the value of either of said two or

more signal level according to digital image data and outputs it through a signal line.

[0027] Two or more signal level is good also as binary, and good also as three or more two or more values. Especially in the case of three or more two or more values (multiple-value-izing), it means performing a gradation display according to concomitant use of digital one and an analog. And when it multiple-value-izes in this way, there is an advantage which can increase the number of display gradation, without increasing the number of subframes. Therefore, if gradation is appropriately chosen so that a rapid bit change with two adjacent gradation may become small, it will become possible to suppress image quality degradation by the animation false profile, without increasing a subframe.

[0028] Moreover, this invention is the active-matrix mold display constituted so that the above-mentioned drive approach might be realized.

[0029] Moreover, as an active-matrix mold display, you may be the liquid crystal display which has a liquid crystal layer, and may be the organic electroluminescence display which replaced with the liquid crystal layer and was equipped with the luminous layer.

[0030]

[Embodiment of the Invention] (Gestalt 1 of operation) Drawing 1 is the important section block diagram of the active matrix liquid crystal display 10 concerning the gestalt 1 of operation, and drawing 2 is the circuit diagram showing the electric configuration of a liquid crystal display 10. In the liquid crystal display concerning the gestalt 1 of this operation, the same reference mark is given to the part corresponding to the conventional example shown in drawing 10 and drawing 14, and detailed explanation is omitted. This liquid crystal display 10 is an active-matrix mold display which consists of two or more subframes SF1, SF2, --, SFn (a reference mark SF shows when naming generically) which write in one frame and consist of a period and a maintenance period, and performs a gradation display by the summation effect of a maintenance period. A liquid crystal display 10 has the 1st substrate 11, the 2nd substrate 12 which counters the 1st substrate 11 and is arranged, and a substrate 11 and the liquid crystal layer 103 by which the closure is carried out among 12. Two or more signal lines S1, S2, --, Sn (naming a signal line generically) arranged in the shape of a matrix at the medial surface of the 1st substrate 11 a reference mark S -- being shown -- two or more scanning lines G1, G2, --, Gm (when naming the scanning line generically) Corresponding to each intersection shown by the reference mark G, the storage capacitance 104 connected to the thin film transistor 102 (TFT) as a switching element, the pixel electrode 105 connected to TFT102, and the pixel electrode 105 is formed. Moreover, the counterelectrode 14 is formed in the medial surface of the 2nd substrate 12.

[0031] 20 is a signal-line drive circuit. This signal-line drive circuit 20 has a shift register / latch circuit 106 (for simplification of a drawing, a latch is combined with a shift register and shown as one block), a decoder 501, and an analog switch 502. A decoder 501 and an analog switch 502 constitute an analog multiplexer, and make the work which chooses either of the binary fixed electrical potential differences VH and VL according to digital image data. The function which the signal-line drive circuit 20 prepares beforehand the voltage level of plurality (the gestalt 1 of this operation binary [of the fixed electrical potential differences VH and VL]) smaller than the number of display gradation, chooses the value of either of said two or more voltage levels according to digital image data, and is outputted through a signal line S by such configuration will be achieved.

[0032] Moreover, 30 is a scanning-line drive circuit. This scanning-line drive circuit 30 consists of a decoder 803 which chooses the scanning line G specified by the address signal ADV, and an output buffer 110. The address signal ADV outputted from a control circuit (not shown) is supplied to a decoder 803, and it is constituted so that the scanning line addressed by the address signal ADV may be chosen. In addition, the assignment sequence of the address is beforehand memorized by the memory in a control circuit (not shown), and the random scan of the scanning line will be carried out by the predetermined sequence later mentioned based on this memory.

[0033] Subsequently, the drive approach of a liquid crystal display 10 is explained. With the gestalt 1 of operation, the frame period which displays a whole image is divided into two or more subframe periods by which weighting was carried out in time, and time Pulse Density Modulation is performed by carrying out the selection output of the binary fixed electrical potential differences VH or VL in each subframe period. although the relation of the combination of a fixed electrical potential

difference binary [in gradation data and a subframe] is shown in drawing 15 , it differs from drawing 15 -- you may combine and come out.

[0034] Subsequently, a concrete drive sequence is shown in drawing 3 . this drawing 3 -- 0th scanning-line - it is the 16 scanning lines of the 15th scanning line, and a fixed electrical potential difference is binary and the example when both the number of subframes and the number of bits of input gradation data are in agreement by 4 is shown. Drawing 3 (a) and drawing 3 (c) show the subframe of the 0th scanning line. Moreover, drawing 3 (b) and drawing 3 (d) show the selection sequence of the scanning line. In addition, drawing 3 (a) and drawing 3 (c) were drawn by dividing into two in consideration of the tooth space of a drawing etc., although the one-frame period is shown on the whole and drawing 3 (c) follows drawing 3 (a). Moreover, similarly, drawing 3 (b) and drawing 3 (d) were drawn by dividing into two in consideration of the tooth space of a drawing etc., although the one-frame period is shown on the whole and drawing 3 (d) follows drawing 3 (b).

[0035] Hereafter, the concrete drive approach is explained, referring to drawing 3 . The period of each subframes SF1-SF4 consists of a write-in period and a maintenance period, and the write-in period is fixed in every subframe at 1 horizontal-scanning period (1H), and it doubles [period / twice / of 2 / power / the constant of a horizontal scanning] weighting of the maintenance period for every subframe. That is, the maintenance period of a subframe SF 1 is set to 4H, the maintenance period of a subframe SF 2 is set to 8H, the maintenance period of a subframe SF 3 is set to 16H, and the maintenance period of a subframe SF 4 is set to 32H.

[0036] Here, the drive approach in this invention aims at shortening of a frame period. And the one scanning line beforehand defined for this purpose achievement (in the case of drawing 3) To the maintenance period for every subframe related for being equivalent to the 0th scanning line, it is the scanning line (in the case of drawing 3) of the remainders other than said one scanning line defined beforehand. the 1st - the 15th scanning line -- corresponding, if a random scan is carried out according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period It is characterized by securing the writing and maintenance period for every subframe about all the scanning lines, and performing a gradation display.

[0037] Here, it faces setting up the selection sequence of the concrete scanning line for attaining the above-mentioned purpose, and the subframe period is generalized first. When making 1 horizontal-scanning period and N into the total number of subframes and making K into a positive integer for H, it is the i-th subframe period (however, $i = 1, 2, \dots, N$),

(** (i-1) xNK of 1+2) It is expressed xH. The 1st term in the parenthesis of an upper type expresses a write-in period, and the 2nd term expresses the maintenance period. a maintenance period is expressed with x(2 powers) (constant K) x(several subframes N) x (horizontal scanning period H) -- having -- every subframe -- the part of (a power of 2) -- 1, 2, 4, and 8 -- weighting is carried out to ... The term of NK is included at the maintenance period because it is useful to compaction of a frame period so that it may mention later.

[0038] And since it is the sum of all subframe periods, an one-frame period is $x(N + NK(1 + 2 + 4 + \dots + 2^{N-1})) = xN(1 + K(N^{\text{th}} \text{ power of } 2 - 1))$.

It is expressed.

[0039] In the wave form chart of drawing 3 (a) and (c), the part of a pulse writes in and a period and the other part are equivalent to a maintenance period.

[0040] By not scanning sequentially from a top to the bottom simply, but choosing in predetermined sequence, as shown in drawing 3 (b) and (d), the selection sequence of the scanning line writes in the subframe of other Rhine using the maintenance period of the subframe period in a high order bit, and is shortening the frame period. The following procedures perform the concrete approach of shortening a frame period.

[0041] (1) In order to write in all subframes, the write-in period of N time is required for the one setting period of the display number of scanning lines to one line. Therefore, when the display number of scanning lines is L, a twice ($N \times L$) as many write-in period as 1 horizontal-scanning period is required for an one-frame period. That is, a write-in period is expressed with NHL. When writing in other Rhine using a maintenance period, the time of $NH(1 + K(N^{\text{th}} \text{ power of } 2 - 1)) = NHL$ being realized is the most efficient. Therefore, it is $L = 1 + K(N^{\text{th}} \text{ power of } 2 - 1)$ about the display

number of scanning lines.

What is necessary is just to choose so that it may become.

[0042] In the example of drawing 3 (b) and (d), since the number of subframes is $N=4$, the display number of scanning lines is set to $L=15K+1$. K -- a positive integer -- it is -- $K=1$, and 2 and 3 -- if ... $L=16$, and 31 and 46 -- it becomes ... In drawing 3 (b) and (d), the display number-of-scanning-lines $L=16$ or 1-frame period is $NHL=64H$ as $K=1$.

[0043] (2) The setting following ** of the selection sequence of the scanning line explains the selection sequence of the scanning line to a detail. Drawing 3 $R>3$ is the case where the numbers of subframes are $N=4$ and the display number of scanning lines $L=16$ ($K=1$), and each subframe period is $5H$, $9H$, $17H$, and $33H$, and one-frame periods are these sums and are set to $64H$. If the 0th top scanning line is observed, the subframe SF 1 to the least significant bit is written in among horizontal scanning period $1H$ from time of day $t=0$. Then, there is a four-H maintenance period and the time of day which writes in SF2 of the 0th scanning line next is set to $t=5H$. The subframe of other scanning lines is written in between the maintenance periods of this SF1. $t=1H$ [namely,] -- SF2 of the 15th scanning line -- by $t=2H$, SF4 of the 9th scanning line is written in by $t=3H$, and SF1 of the 1st scanning line is written in for SF3 of the 13th scanning line $t=4H$. the sequence of the subframe which will be written in if it puts in another way -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 ... as -- it circulates. Moreover, if one subframe 4, for example, SF, is observed, selection sequence will set initiation Rhine to 9, and it is $9->10->11->...$ It is $->15->0->1->...$ It is scanned sequentially like $->8$. It is the same at the point called sequential scanning only by initiation Rhine differing about other subframes. Initiation Rhine of each subframe will be uniquely decided, if the write-in time of day of each subframe to the 0th line is decided. Thus, if the scanning line is chosen so that the subframe of other Rhine may be written in using the maintenance period of a subframe, compared with the case where scan sequentially simply and subframe structure is taken, a frame period can be shortened $N/(N\text{th power of } 2 - 1)$ twice.

[0044] For example, although drawing 3 and drawing 16 are the same display number of scanning lines and the same number of subframes, the frame period of drawing 16 of sequential scanning can be managed with drawing 3 to being $240H$ $64H$. If a frame period can be shortened, a flicker called a flicker can be prevented and fixed, then the power by the charge and discharge of liquid crystal panel capacity which can increase and perform a horizontal scanning period at this horizontal scanning period can be reduced for frame frequency.

[0045] In the above-mentioned example, although the ratio of the maintenance period of a subframe was set to SF1:SF2:SF3:SF 4= 1:2:4:8, if this invention shows the selection sequence of the scanning line to drawing 4 by the same view as the above even if it is not limited to this and it sets it as SF1:SF2:SF3:SF 4= 2:8:1:4, it can attain shortening of a frame period.

[0046] moreover -- the above-mentioned example -- the selection sequence of a subframe period -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 ... as -- when circulating and seeing about one subframe period, the scanning line was chosen so that it might be scanned sequentially, although it was this invention is not limited to this and shown in drawing 5 -- as -- the selection sequence of a subframe period -- SF1 ->SF2 ->SF3 ->SF4 ->SF1 -- it circulates with ..., also although kicked As long as it sees about one subframe period, it may be made to perform selection which is not scanned sequentially. If it observes in the case of [4] drawing 5 (for example, SF), selection sequence will set initiation Rhine to 3, and it is $3->5->7->9->11->13->15->2->4->...$ It is the scan in every two lines like $14->3->5->...$ It is the scan in every two lines similarly about other Rhine. Even if it is selection of the scanning line shown in such drawing 5, shortening of a frame period can be attained. In addition, the direction which scans sequentially can simplify the address circuit which specifies the scanning line.

[0047] moreover -- the above-mentioned example -- a subframe period -- the small order of weighting -- SF1->SF2->SF3->SF4->SF1-> ... as -- although it circulated and the scanning line was chosen -- reverse -- descending of weighting -- SF4->SF3->SF2->SF1->SF4-> -- you may circulate with ... or the magnitude of weighting -- not related -- for example, SF3->SF1->SF4->SF2->SF3-> ... as -- subframe sequence may be set up freely.

[0048] Moreover, although the period through which a subframe circulates was made in agreement with $N=4$ subframes and made into $4H$ period in the above-mentioned example, the range of the multiple of N , for example, the case of $N=4$, may be circulated $8H$ period. Moreover, all Rhine may

be divided into every block which consists of two or more Rhine, every several lines, and even lines and odd lines, and the sequence of a subframe may be changed. In such a case, it may not necessarily be scanned sequentially about each of a subframe.

[0049] (Epitome of the selection approach of the scanning line) If the selection approach of the above-mentioned scanning line is summarized, it can divide roughly into the following three kinds.

[0050] (1) If the random scan of the scanning line of the remainders other than said one scanning line defined beforehand is carried out to the maintenance period for every subframe about the one scanning line beforehand defined among two or more scanning lines according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period, in each of each scanning line, writing / maintenance period for said two or more subframes of every is secured substantially.

[0051] By this selection approach, both when not circulating with the case where the selection sequence of a subframe period circulates are contained. Moreover, both the case of sequential scanning and when that is not right are contained about each of a subframe. According to this selection approach, it is effective in the ability to shorten a frame period by using the holding time effectively.

[0052] (2) The selection sequence of a subframe period is $SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn \rightarrow SF1 \rightarrow SF2 \rightarrow \dots$. The scanning line is chosen so that it may circulate with $\rightarrow SFn$.

[0053] By this selection approach, it may not necessarily be scanned sequentially about each of a subframe. While according to this selection approach being able to use the holding time effectively further and being able to shorten a frame period most compared with the above-mentioned selection approach of (1), it is effective in the ability to simplify the address circuit which specifies the scanning line.

[0054] (3) The selection sequence of a subframe period is $SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn \rightarrow SF1 \rightarrow SF2 \rightarrow \dots$. If it circulates with $\rightarrow SFn$ and sees about said one subframe period, the scanning line will be chosen so that it may be scanned sequentially. According to this selection approach, it is effective in the ability to constitute the address circuit which specifies the scanning line from an easy counter circuit of a configuration compared with the selection approach of above (1) and (2).

[0055] In addition, the selection approach of above-mentioned (1) - (3) may serve as the same drive sequence as a result, although the views of the selection approach of the scanning line differ.

[0056] Moreover, in the above-mentioned example, although the maintenance period of a subframe was made into $x(2 \text{ powers}) (\text{constant } K) \times (\text{several subframes } N) \times (\text{horizontal scanning period } H)$, the part of $x(2 \text{ powers}) (\text{constant } K)$ may be set as arbitration. If it becomes common, partial $(\text{constant } K) \times (2 \text{ powers})$ of weight is transposed to $K(i)$, and $NH-K(i)$ is expressed for a maintenance period, and it is the i -th subframe period (however, $i = 1, 2, \dots, N$), $(1+N-K(i))$ It can express xH . Moreover, since it is the sum of all subframe periods, an one-frame period is $NH(1+K(1)+K(2)+\dots+K(N)) = NH(1+\sum K(i))$.

It is expressed. If this is placed with NH in order to shorten a frame period, the display number of scanning lines will be $L = 1 + K(1) + K(2) + \dots + K(N) = 1 + \sum K(i)$.

It becomes. And what is necessary is just to set up the selection sequence of the scanning line based on the view same also in this case as the case $x(2 \text{ powers}) (\text{constant } K) \times (\text{several subframes } N) \times (\text{horizontal-scanning period } H)$ Where the maintenance period of the above-mentioned subframe is carried out.

[0057] (Supplementary information of the gestalt 1 of operation) Although the opposite reversal drive was assumed like the conventional example about the alternating current drive of liquid crystal and the fixed electrical potential difference was made binary with the gestalt of ** book operation, when setting opposite constant, a fixed electrical potential difference can be applied by considering as every [the binary one] and a total of four values by straight polarity and negative polarity, respectively. In addition, if the capacity-coupling drive of the preceding paragraph gate or the capacity-coupling drive which controls storage capacitance independently is used, it is possible to carry out opposite for a fixed electrical potential difference to regularity in the binary state.

[0058] ** Although the number of display Rhine was set to $L = 16$ from $N = 4$ subframes and a constant $K = 1$ in this example, this may be the number of maximum Rhine which can be displayed, and the number of Rhine smaller than this is sufficient as it in fact. For example, the number of

maximum Rhine which can be displayed is set to $L=16$, and when the actually displayed number of Rhine is made into 15 lines, the time amount as which no Rhine is chosen only arises by four [H]. [0059] (Gestalt 2 of operation) Drawing 6 is the circuit diagram showing the electric configuration of liquid crystal display 10A concerning the gestalt 2 of operation. The gestalt 2 of this operation gives the same reference mark to the part which is similar and corresponds to the gestalt 1 of operation. Although the gestalt 1 of the above-mentioned implementation was made to perform a gradation display in the combination of a fixed electrical potential difference binary [in two or more subframes by which weighting was carried out in time], with the gestalt 2 of this operation, the description of constructing the fixed electrical potential difference of three or more values, and performing a gradation display by **** is carried out. This means performing a gradation display according to concomitant use of the gradation display by the multiple-value subframe, i.e., digital one, and an analog.

[0060] Thus, although the circuitry of the analog multiplexer (a decoder and switch) which chooses the fixed electrical potential difference of a signal side drive circuit becomes complicated when it multiple-value-izes, there is an advantage which can increase the number of display gradation, without increasing the number of subframes. for example, the degree of freedom of the fixed electrical potential difference which can be taken to one gradation like drawing 7 when the ratio of a maintenance period is set to 1:2:4:8 by 3 value 4 subframe -- 2, then a maximum of 31 gradation profit ****.

[0061] It is also possible to lessen the number of subframes by multiple-value-ization on the other hand. for example, the degree of freedom of the fixed electrical potential difference which can be taken to one gradation like drawing 8 when the ratio of a maintenance period is set to 1:2:4 by 3 value 3 subframe -- 2, then a maximum of 15 gradation profit ****. If the number of subframes can be lessened, a frame period can be shortened further and it is possible fixed, then to be able to reduce horizontal scan frequency and to reduce power for frame frequency. In case it multiple-value-izes here, by setting to 2 the degree of freedom of the fixed electrical potential difference which can be taken to one gradation, the brightness jump between adjacent gradation can be prevented and a continuity can be maintained in a gradation-brightness property.

[0062] Moreover, if gradation is appropriately chosen so that a rapid bit change with two adjacent gradation may become small like drawing 9, using the ratio of a maintenance period as 1:2:2:2 by 3 value 4 subframe, it is possible to suppress image quality degradation by the animation false profile, without increasing a subframe.

[0063] In addition, as well as a binary case when it multiple-value-izes, the alternating current drive of liquid crystal is possible, without doubling the number of fixed electrical potential differences using an opposite reversal drive and a capacity-coupling drive.

[0064] (Other matters) Although the gestalten 1 and 2 of the above-mentioned implementation used and explained liquid crystal to the display device, even if a display device is organic electroluminescence, the selection approach of the scanning line of the gestalten 1 and 2 operation is applicable similarly.

[Translation done.]

*** NOTICES ***

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the important section block diagram of the active matrix liquid crystal display 10 concerning the gestalt 1 of operation.

[Drawing 2] It is the circuit diagram showing the electric configuration of a liquid crystal display 10.

[Drawing 3] It is the drive sequence diagram showing the selection sequence of the scanning line in the gestalt 1 of operation.

[Drawing 4] It is the drive sequence diagram showing the modification of the selection sequence of the scanning line in the gestalt 1 of operation.

[Drawing 5] It is the drive sequence diagram showing the modification of the selection sequence of the scanning line in the gestalt 1 of operation.

[Drawing 6] It is the circuit diagram showing the electric configuration of liquid crystal display 10A concerning the gestalt 2 of operation.

[Drawing 7] It is drawing showing the relation of the gradation and the subframe in the gestalt 2 of operation.

[Drawing 8] It is drawing showing the modification of the relation of the gradation and the subframe in the gestalt 2 of operation.

[Drawing 9] It is drawing showing the modification of the relation of the gradation and the subframe in the gestalt 2 of operation.

[Drawing 10] It is the block diagram of the analog gradation display in the conventional active-matrix liquid crystal panel.

[Drawing 11] It is the wave form chart of the analog gradation display in the conventional active-matrix liquid crystal panel.

[Drawing 12] It is drawing showing the scanning-line selection sequence of the conventional analog gradation display.

[Drawing 13] It is the block diagram of the analog gradation display in the conventional active-matrix organic EL panel.

[Drawing 14] It is the block diagram of the digital gradation display in the conventional active-matrix liquid crystal panel.

[Drawing 15] It is drawing showing the relation between the gradation in a digital gradation display, and a subframe.

[Drawing 16] It is drawing showing the scanning-line selection sequence of the conventional digital gradation display.

[Drawing 17] It is drawing showing the generating principle of the animation false profile in a digital gradation display.

[Drawing 18] It is drawing showing the reduction approach of the animation false profile in the conventional digital gradation display.

[Description of Notations]

10 : Liquid Crystal Display

20 : Signal Side Drive Circuit

30 : Scanning-Line Drive Circuit

101: Liquid crystal panel

102,402,403: Switching element
103: Liquid crystal layer
104: Storage capacitance
105,405: Pixel electrode
106: A shift register and a latch
110: Output buffer
401: The organic EL panel of an active matrix
404: Auxiliary capacity
406: Organic EL device
501: Decoder
502: Analog switch
803: Scanning-line selection decoder
S1, S2, S3, Si, Sn: Signal line
G1, G2, G3, Gj, Gm: Scanning line
CKH: Signal side clock signal
STH: Signal side start signal
CKV: Scan side clock signal
STV: Scan side clock signal
ADV: Scan side address signal
Vcom: Counterelectrode
Vst: The common electrode of storage capacitance
Vs: Current supply line
HD: Horizontal Synchronizing signal
FF1, FF2, FF3: The sampling pulse of a signal side shift register
VH, VL, V1, V2, V3: Fixed electrical potential difference
SF1, SF2, SF3, SF4: Subframe period

[Translation done.]


* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 7]




[Drawing 2]




[Drawing 3]




[Drawing 17]




[Drawing 4]




[Drawing 5]




[Drawing 6]




[Drawing 8]




[Drawing 9]




[Drawing 10]




[Drawing 11]




[Drawing 12]




[Drawing 13]




[Drawing 14]




[Drawing 15]



[Drawing 16]



[Drawing 18]



[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] In the drive approach of an active-matrix mold display of constituting from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line At the maintenance period for every subframe about the one scanning line defined beforehand the scanning line of the remainders other than said one scanning line defined beforehand If a random scan is carried out according to the sequence it was determined beforehand that did not write in the same subframe about the same scanning line and it sees as the whole one-frame period, it will set to each of each scanning line. The drive approach of the active-matrix mold display characterized by performing the writing for said two or more subframes of every substantially, securing the maintenance period for every subframe and performing a gradation display drive.

[Claim 2] In the drive approach of an active-matrix mold display of constituting from two or more subframes SF1, SF2, --, SFn (n being the natural number) which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line The selection sequence of said subframe period is SF1->SF2->... ->SFn->SF1->SF2-> ... The drive approach of the active-matrix mold display characterized by choosing the scanning line so that it may circulate with ->SFn.

[Claim 3] In the drive approach of an active-matrix mold display of constituting from two or more subframes SF1, SF2, --, SFn (n being the natural number) which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line The selection sequence of said subframe period is SF1->SF2->... ->SFn->SF1->SF2-> ... It circulates with ->SFn. And the drive approach of the active-matrix mold display characterized by choosing the scanning line so that it may be scanned sequentially, if it sees about said one subframe period.

[Claim 4] In the drive approach of an active-matrix mold display of constituting from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line It is weighting of H and a maintenance period about N and a horizontal scanning period in the number of subframes 1:2:4 : ... When ** (N-1) of :2 and the number of scanning lines are set to L and a positive integer is set to K, The drive approach of the active-matrix mold display by which it is driving [set up said frame period with $NH(1+K(N^{\text{th power of } 2 - 1})) = NHL$, and]-it characterized.

[Claim 5] In the drive approach of an active-matrix mold display of constituting from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing

beforehand two or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line when weighting of a maintenance period [in / the number of subframes and / for a horizontal scanning period / H and the i-th subframe period] is set to $K(i)$ (however, $i = 1, 2, \dots, N$) and the number of scanning lines is set to L [N] The drive approach of the active-matrix mold display characterized by setting up said frame period with $NH(1 + \sum K(i)) = NHL$, and driving it.

[Claim 6] In the drive approach of an active-matrix mold display of constituting from two or more subframes which write in one frame and consist of a period and a maintenance period, and performing a gradation display by the summation effect of said maintenance period While preparing beforehand two or more three or more signal level fewer than the number of display gradation, choosing the value of either of said two or more signal level according to digital image data and outputting through a signal line The drive approach of the active-matrix mold display characterized by setting to 2 the degree of freedom of said signal level obtained for said one-frame period to one gradation.

[Claim 7] The drive approach of a active-matrix mold display given in claim 1 thru/or any of 5 they are. [which is characterized by making binary said two or more signal level]

[Claim 8] The drive approach of a active-matrix mold display given in claim 1 thru/or any of 5 they are. [which is characterized by making said two or more signal level into three or more two or more values]

[Claim 9] The 1st substrate with which the storage capacitance connected to the pixel electrode connected to the switching element and said switching element corresponding to each intersection of two or more signal lines arranged in the shape of a matrix and two or more scanning lines and said pixel electrode was formed, It has the 2nd substrate with which the counterelectrode which confronts each other through said the 1st substrate and liquid crystal layer was formed.

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開2002-175039

(P2002-175039A)

(43) 公開日 平成14年6月21日 (2002.6.21)

(51) Int.Cl.
G 0 9 G 3/20識別記号
6 4 1F I
G 0 9 G 3/20

テ-マコ-ト (参考)

6 4 1 E 2 H 0 9 3

6 4 1 C 5 C 0 0 6

6 4 1 K 5 C 0 8 0

6 4 1 R

6 1 1 E

6 1 1

審査請求 未請求 請求項の数33 O L (全 20 頁) 最終頁に続く

(21) 出願番号 特願2001-6940(P2001-6940)

(22) 出願日 平成13年1月15日 (2001.1.15)

(31) 優先権主張番号 特願2000-5503(P2000-5503)

(32) 優先日 平成12年1月14日 (2000.1.14)

(33) 優先権主張国 日本 (J P)

(31) 優先権主張番号 特願2000-97305(P2000-97305)

(32) 優先日 平成12年3月31日 (2000.3.31)

(33) 優先権主張国 日本 (J P)

(31) 優先権主張番号 特願2000-300063(P2000-300063)

(32) 優先日 平成12年9月29日 (2000.9.29)

(33) 優先権主張国 日本 (J P)

(71) 出願人 000005821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72) 発明者 山倉 誠

大阪府門真市大字門真1006番地 松下電器
産業株式会社内

(72) 発明者 足達 克己

大阪府門真市大字門真1006番地 松下電器
産業株式会社内

(74) 代理人 100101823

介理士 大前 要


最終頁に続く

(54) 【発明の名称】 アクティブマトリクス型表示装置及びその駆動方法

(57) 【要約】

【課題】 サブフレームにより多階調表示を行い、しかもフレーム期間を短縮してフリッカの発生を防止するようにしたアクティブマトリクス型表示装置及びその駆動方法を提供することである。

【解決手段】 1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査し、1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数のサブフレーム毎の書き込み及び保持期間が確保されて階調表示駆動が行われる。



(2)

1

【特許請求の範囲】

【請求項1】1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、

予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査し、

1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数のサブフレーム毎の書き込みが行われ、各サブフレーム毎の保持期間が確保されて階調表示駆動が行われることを特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項2】1フレームを書き込み期間と保持期間からなる複数のサブフレームSF1、SF2、…、SF_n

(_nは自然数)で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、

前記サブフレーム期間の選択順序がSF1→SF2→…→SF_n→SF1→SF2→…→SF_nと循環するように走査線を選択することを特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項3】1フレームを書き込み期間と保持期間からなる複数のサブフレームSF1、SF2、…、SF_n

(_nは自然数)で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、

前記サブフレーム期間の選択順序がSF1→SF2→…→SF_n→SF1→SF2→…→SF_nと循環し、かつ1つの前記サブフレーム期間について見れば順次走査となるように走査線を選択することを特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項4】1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

2

表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、

サブフレーム数をN、水平走査期間をH、保持期間の重み付けを1:2:4:…:2の(N-1)乗、走査線数をL、正の整数をKとしたとき、前記フレーム期間をNH(1+K(2のN乗-1))=NHLと設定して駆動することと特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項5】1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、

サブフレーム数をN、水平走査期間をH、i番目のサブフレーム期間における保持期間の重み付けをK(i)

(但し、i=1, 2, …, Nとする)、走査線数をLとしたとき、前記フレーム期間をNH(1+ΣK(i))=NHLと設定して駆動することを特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項6】1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、

表示階調数よりも少なく且つ3以上の複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、1つの階調に対して前記1フレーム期間にとり得る前記信号レベルの自由度を2とすることを特徴とするアクティブマトリクス型表示装置の駆動方法。

【請求項7】前記複数の信号レベルを2値とすることを特徴とする請求項1乃至5の何れかに記載のアクティブマトリクス型表示装置の駆動方法。

【請求項8】前記複数の信号レベルを3以上の複数值とすることを特徴とする請求項1乃至5の何れかに記載のアクティブマトリクス型表示装置の駆動方法。

【請求項9】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、

(3)

3

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

前記複数の走査線のうち予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査する走査線駆動回路と、を有し、1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数のサブフレーム毎の書き込みが行われ、各サブフレーム毎の保持期間が確保されて階調表示駆動が行われることを特徴とするアクティブマトリックス型表示装置。

【請求項10】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームSF1, SF2, ..., SFn (nは自然数)で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリックス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

前記サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環するように前記走査線を選択する走査線駆動回路と、を有することを特徴とするアクティブマトリックス型表示装置。

【請求項11】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームSF1, SF2, ..., SFn (nは自然数)で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリックス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

前記サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環し、かつ1つの前記サブフレーム期間について見れば順

4

次走査となるように前記走査線を選択する走査線駆動回路と、

を有することを特徴とするアクティブマトリックス型表示装置。

【請求項12】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリックス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

サブフレーム数をN、水平走査期間をH、保持期間の重み付けを1:2:4:...:2の(N-1)乗、走査線数をL、正の整数をKとしたとき、前記フレーム期間をNH(1+K(2のN乗-1))=NHLとなるように、前記走査線を選択する走査線駆動回路と、

を有することを特徴とするアクティブマトリックス型表示装置。

【請求項13】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリックス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

サブフレーム数をN、水平走査期間をH、i番目のサブフレーム期間における保持期間の重み付けをK(i)

(但し、i=1, 2, ..., Nとする)、走査線数をLとしたとき、前記フレーム期間をNH(1+ΣK(i))=NHLとなるように、前記走査線を選択する走査線駆動回路と、

を有することを特徴とするアクティブマトリックス型表示装置。

【請求項14】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応してスイッチング素子、前記スイッチング素子に接続された画素電極、および前記画素電極に接続された蓄積容量が形成された第1の基板と、前記第1の基板と液晶層を介して対峙する対向電

(4)

5

極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、

表示階調数よりも少なく且つ3以上の複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択し、しかも1つの階調に対して前記1フレーム期間にとり得る前記電圧レベルの自由度を2とするような選択を行い、この選択された電圧値を前記信号線を介して出力する信号線駆動回路と、

前記走査線を順次走査又はランダム走査する走査線駆動回路と、

を有することを特徴とするアクティブマトリクス型表示装置。

【請求項15】前記複数の電圧レベルを2値とすることを特徴とする請求項9乃至13の何れかに記載のアクティブマトリクス型表示装置。

【請求項16】前記複数の電圧レベルを3以上の複数値とすることを特徴とする請求項9乃至13の何れかに記載のアクティブマトリクス型表示装置。

【請求項17】前記信号線駆動回路が複数の前記電圧レベルから1値を選択して出力するアナログマルチプレクサを含むことを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項18】前記走査線駆動回路が入力されるアドレス信号に従って走査線を選択するデコーダを含むことを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項19】前記スイッチング素子が3端子の薄膜トランジスタで構成されることを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項20】前記対向電極を前記信号線駆動回路の出力信号に同期して水平走査期間の整数倍の周期で反転駆動することを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項21】前記走査線駆動回路の出力を4値とし、容量結合駆動を行うことを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項22】前記走査線駆動回路の出力を2値とし、前記蓄積容量を2値で独立に駆動することにより容量結合駆動を行うことを特徴とする請求項9乃至14の何れかに記載のアクティブマトリクス型表示装置。

【請求項23】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成さ

6

れた第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

10 前記複数の走査線のうち予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査する走査線駆動回路と、
を有し、

1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数のサブフレーム毎の書き込みが行われ、各サブフレーム毎の保持期間が確保されて階調表示駆動が行われることを特徴とするアクティブマトリクス型表示装置。

20 【請求項24】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成された第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームSF1, SF2, ..., SFn (nは自然数)で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、

表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、

前記サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環するように前記走査線を選択する走査線駆動回路と、
40 を有することを特徴とするアクティブマトリクス型表示装置。

【請求項25】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成された第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフ

50

(5)

7

レームSF1, SF2, ..., SFn (nは自然数) で構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、前記サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環し、かつ1つの前記サブフレーム期間について見れば順次走査となるように前記走査線を選択する走査線駆動回路と、を有することを特徴とするアクティブマトリクス型表示装置。

【請求項26】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成された第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介して出力する信号線駆動回路と、サブフレーム数をN、水平走査期間をH、保持期間の重み付けを1:2:4:...:2の(N-1)乗、走査線数をL、正の整数をKとしたとき、前記フレーム期間をNH(1+K(2のN乗-1))=NHLとなるように、前記走査線を選択する走査線駆動回路と、を有することを特徴とするアクティブマトリクス型表示装置。

【請求項27】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成された第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、表示階調数よりも少ない複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して前記信号線を介

8

して出力する信号線駆動回路と、サブフレーム数をN、水平走査期間をH、i番目のサブフレーム期間における保持期間の重み付けをK(i) (但し、i=1, 2, ..., Nとする)、走査線数をLとしたとき、前記フレーム期間をNH(1+ΣK(i))=NHLとなるように、前記走査線を選択する走査線駆動回路と、を有することを特徴とするアクティブマトリクス型表示装置。

10 【請求項28】マトリクス状に配置された複数の信号線と複数の走査線の各交点に対応して第1のスイッチング素子、前記第1のスイッチング素子に接続された第2のスイッチング素子、前記第2のスイッチング素子に接続された画素電極および前記第2のスイッチング素子に前記画素電極と異なる側に接続された電源供給線が形成された第1の基板と、前記第1の基板と発光層を介して対峙する対向電極が形成された第2の基板とを備え、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置において、表示階調数よりも少なく且つ3以上の複数の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択し、しかも1つの階調に対して前記1フレーム期間にとり得る前記電圧レベルの自由度を2とするような選択を行い、この選択された電圧値を前記信号線を介して出力する信号線駆動回路と、前記走査線を順次走査又はランダム走査する走査線駆動回路と、を有することを特徴とするアクティブマトリクス型表示装置。

30 【請求項29】前記複数の電圧レベルを2値とすることを特徴とする請求項23乃至27の何れかに記載のアクティブマトリクス型表示装置。

【請求項30】前記複数の電圧レベルを3以上の複数値とすることを特徴とする請求項23乃至27の何れかに記載のアクティブマトリクス型表示装置。

40 【請求項31】前記信号線駆動回路が複数の前記電圧レベルから1値を選択して出力するアナログマルチプレクサを含むことを特徴とする請求項23乃至28の何れかに記載のアクティブマトリクス型表示装置。

【請求項32】前記走査線駆動回路が入力されるアドレス信号に従って走査線を選択するデコーダを含むことを特徴とする請求項23乃至28の何れかに記載のアクティブマトリクス型表示装置。

【請求項33】前記第1及び第2のスイッチング素子が3端子の薄膜トランジスタで構成されることを特徴とする請求項23乃至28の何れかに記載のアクティブマトリクス型表示装置。

50 【発明の詳細な説明】

(6)

9

【0001】

【発明の属する技術分野】本発明は、アクティブマトリクス方式の表示装置、特に液晶、有機EL（エレクトロルミネッセンス）を用いた表示装置及びその駆動方法に関し、詳しくは時間的に重み付けられたサブフレーム期間における2値あるいは多値の電圧レベルの組み合わせにより多階調表示を行う表示装置及びその駆動方法に関するものである。

【0002】

【従来の技術】電池駆動による小型の携帯機器に用いられる表示装置には、より少ない消費電力が要求されている。そのような要求を満たす表示デバイスの代表格として、液晶や有機EL（エレクトロルミネッセンス）が知られている。これらの表示素子を用いたアクティブマトリクス方式の表示装置、典型的には3端子の薄膜トランジスタ（TFT）をスイッチング素子とする表示装置では、アナログの電圧あるいは電流によって画素の輝度を制御し階調表示を行うのが一般的である。例えば、液晶の場合はアナログの電圧を印加することによって、有機ELの場合はアナログの電流を流すことによって表示素子の輝度を変化させ階調表示している。

【0003】従来のアクティブマトリクス液晶パネルの構成を図10に示し、その階調表示方法を説明する。101はアクティブマトリクス方式の液晶パネルであり、信号線S1～Snと、これと直交する走査線G1～Gmと、その交点近傍にあるスイッチング素子からなる。Siはある信号線、Gjはある走査線、102はそれらの交点近傍にあるスイッチング素子、この場合は一般的な3端子の薄膜トランジスタ（TFT）の例である。103は液晶素子を示し、トランジスタ102と対峙する側に対向電極Vcomが形成される。104は蓄積容量であり液晶素子103の容量成分を補佐し、画質の劣化を防止している。その逆側の電極は別途Vstとして共通接続される場合が多い。これらのトランジスタ側の交点105が画素電極に相当する。

【0004】動作を簡単に説明すると、走査線Gjが1フレーム期間に一度高電位となり、トランジスタ102を導通させ、この時の信号線Siの電位まで画素電極105、つまり液晶容量103と蓄積容量104を対向電極Vcomに対して充電する。その後走査線Gjが低電位となってトランジスタ102が非導通となって、この充電された電位を1フレーム期間保つ。また、液晶は交流駆動するのが普通であるが、対向電極Vcomと蓄積容量の共通電極Vstを信号線Siに同期して反転したパルス状波形を加え、信号線Siの振幅を減少することも一般的に行われる。106は信号側のシフトレジスタおよびラッチであり、外部から入力されるクロック信号CKHとスタート信号STHにより、映像信号を順次サンプリングしシリアル-パラレル変換する。図10ではデジタル映像信号の例を示し、複数ビットの映像信号が

10

D/A変換回路107によりアナログ信号に変えられ、オペアンプ108により電流増幅されて信号線S1～Snに加えられる。走査側は外部より加えられるクロック信号CKVとスタート信号STVにより順次上から下へ走査するシフトレジスタ109と出力バッファ110からなり、走査線G1～Gmをパルス波形で駆動する。

【0005】図11に各部の波形図を示す。HDは水平同期信号を示し、その周期は水平走査期間Hであり、前述のSTHとCKVの周期に等しい。これらの位相はパネル特性等により若干変えられる。入力信号はデジタル映像信号であり、CKHの周期でデータは変化する。FF1、FF2、FF3は信号側シフトレジスタのサンプリングパルスを示す。例えば、4ビット、16階調の場合では、データを16進数で表現すると、FF1には"0"、FF2には"7"、FF3には"F"がサンプリングされラッチされている。ラッチパルスのタイミングでこれをD/A変換すると、対向電位Vcomに対するパルス高さが変わり、これで階調を表現する。対向反転すれば液晶の交流駆動をする際に信号線の電圧振幅を約1/2にすることが可能で一般的に行われている。なお、図10の蓄積容量104を前段ゲート（図には示されていないがGj-1）とオーバーラップして形成し、前段のゲート側からパルス電圧を印加して、対向電位を一定に保ったまま対向反転同様に信号線の電圧振幅を約1/2に低減できる容量結合駆動がある（特開平3-35218号公報）。あるいは蓄積容量104を前段ゲートにオーバーラップさせずに、ゲートとは独立に蓄積容量にパルス電圧を印加する容量結合駆動（特願平11-255228）の場合も同様の効果が得られる。

【0006】図12に走査線の選択順序を示す。横軸は時間、縦軸は選択ラインである。時間軸の最小幅は水平走査期間Hであり、表示ライン数は16である。図12のように、選択順序は0→1→2→・・・→15というように順次走査となっている。従って、16Hで1フレーム期間が完了し、次のフレームの書き込みが始まる。実際には、フレーム期間にはライン選択時間以外に垂直ブランキング期間が設けられるが、図12では省略している。なお、水平走査期間Hは図11のHDの周期に等しく、この時間内にアナログ信号が画素に書き込まれている。次に、従来のアクティブマトリクス有機ELパネルの構成を図13に示す。図10の液晶パネルの場合と同機能のものは同一番号を付す。401はアクティブマトリクス方式の有機ELパネルであり、信号線S1～Snと、これと直交する走査線G1～Gmと、その交点近傍にあるスイッチング素子からなる。Siはある信号線、Gjはある走査線、402および403はそれらの交点近傍にある第1および第2のスイッチング素子であり、3端子の薄膜トランジスタ（TFT）を示している。404は補助容量であり、第1のトランジスタ402を介して第2のトランジスタ403のゲート電極に印

(7)

11

加された信号線 S_i の電圧を保持する役割をする。405の位置は画素電極を示し、第2のトランジスタ403を介して電源供給線 V_s に接続されている。406は有機EL素子であり、画素電極405と対向電極 V_{com} との間に形成され、対向電極 V_{com} および電圧供給線 V_s との間に流れる電流により発光し、その電流制御により階調表示を行う。水平駆動回路および垂直駆動回路の動作については図1の液晶の場合と同様であり、走査線 G_j を順次走査して第1のトランジスタ402を導通させ、信号線 S_i に出力されたアナログ電圧を第2のトランジスタ403のゲートと補助容量404に書き込んでいく。

【0007】以上のように、従来のアクティブマトリクス液晶パネル及び有機ELパネルでは、アナログ的に輝度を変調することで階調表示を行ってきた。そのため、水平駆動回路には D/A 変換回路が設けられ、パネルに対してアナログ量の電圧ないしは電流を出力する必要があった。しかしながら、 D/A 変換回路の後段には、負荷である信号線容量を充放電するための電流バッファとしてオペアンプを設ける必要があり、これが駆動回路全体の消費電力を増大させる要因であった。なぜなら、オペアンプは負荷を充放電していないときでもスタティックな電流が絶えず流れて続けており、しかも全信号線数に等しい数だけのオペアンプが存在するので、オペアンプのスタティック電流による消費電力の総和は大きくなり、これが駆動回路全体の消費電力の中で大きな割合を占めていた。

【0008】またアクティブマトリクス有機ELパネルの階調表示では、有機EL素子に流れる電流量により輝度を制御するため、パネルの表示品質は画素トランジスタの電流-電圧特性のばらつきに非常に敏感である。したがって、輝度ムラなどの画質低下を防ぐためには、パネル全体にわたりトランジスタ特性を均一に形成する必要がある。

【0009】これらの電力課題、画質課題を解決する1つの方法として、 D/A コンバータやオペアンプなどのアナログ回路を用いず、2値の固定電圧のみを用いて時間変調によりデジタル的に階調表示を行う駆動方法が知られている。本願ではこれをデジタル階調表示方式と呼ぶものとする。デジタル階調表示方式では、アナログ回路のスタティック電流による電力ロスがなく、また高画質に対して要求されるトランジスタ特性のばらつきも厳しくない。

【0010】図14に液晶の場合を例として、従来のデジタル階調表示方式の構成を示す。図14は図10に比較して、 D/A 変換回路およびオペアンプの代わりに、2値の固定電圧 V_H 、 V_L を選択するアナログマルチプレクサすなわちデコーダ501とアナログスイッチ502が配置されている。デコーダとアナログスイッチは非常に簡単な回路で構成することができ、スタティックな

12

電力消費がほとんどない。また、有機ELを用いたデジタル駆動の場合も図5と同様に、 D/A 変換回路およびオペアンプの代わりに、デコーダとアナログスイッチが配置される。特に有機ELにデジタル階調表示方式を適用すると、画素トランジスタの電流-電圧特性が多少ばらついていても、2値の固定電圧に対する電流変動さえ抑えられれば、輝度ムラが生じない良質な画像を提供できるという利点がある。なお、走査側は図7のように順次走査を行うためのシフトレジスタ回路により構成され、図10のアナログ駆動と同じである。

【0011】次に、2値の固定電圧 V_H 、 V_L により階調を表示する方法を図15と共に説明する。全体画像を表示するフレーム期間を時間的に重み付けされた複数のサブフレーム期間に分け、それぞれのサブフレーム期間において液晶の場合は画素電極に、有機ELの場合は第2のトランジスタのゲート電極に V_H または V_L を加えることで、時間的なパルス幅変調を行っている。図15は、固定電圧が2値でサブフレームの数と入力データのビット数が一致している場合の例を示しており、入力データが4ビット、サブフレームの数が4である。入力データの最上位ビット (MSB) ~ 最下位ビット (LSB) に対応して、サブフレーム $SF_4 \sim SF_1$ をそれぞれ割り当てている。入力データと重み付けされたサブフレーム $SF_1 \sim SF_4$ における2値の固定電圧 V_H 、 V_L の組み合わせにより16通りの階調表示を行っている。例えば、階調データが10進数で11、すなわち2進数で"1011"のとき、サブフレーム SF_3 では"0"に対応する V_L が選択され、サブフレーム SF_1 、 SF_2 、 SF_4 では"1"に対応する V_H が選択される。なお、液晶素子の透過率-電圧特性 ($T-V$ 特性) や有機ELの発光輝度-電流特性に合わせて、"0"に V_H 、"1"に V_L を対応させても良い。

【0012】従来のデジタル階調表示方式では、時間的に重み付けされたサブフレーム構造をとるために、図16に示すように走査線を選択する必要がある。図16はサブフレーム数が4の場合で、単純に走査線を上から下へ順次走査しており、サブフレームの時間的な重み付けを1:2:4:8とするために上位ビットほど長いサブフレーム期間を有している。このように、デジタル駆動で順次走査する場合のフレーム周期は、サブフレーム数を N 、表示ライン数を L 、水平走査期間を H として $L(1+2+4+\dots+2^{(N-1)}) \times H = (2^N - 1)HL$

と表される。上式から分かるように、サブフレーム数 N が増えるとサブフレーム期間が2の N 乗の項に起因して急激に大きくなる。特に最上位ビット (MSB) に対するサブフレーム期間は、他のラインの書き込みを行わない保持期間が非常に増大してしまう。この原因によりフレーム周期が増大してフリッカと呼ばれるちらつきが生じる。逆にフレーム周波数を一定とすると、水平走査周

(8)

13

波数が大きくなって電力の増大を引き起こすという課題があった。

【0013】次に、デジタル階調表示方式に特有の画質課題である動画疑似輪郭について説明する。図17に動画疑似輪郭の発生原理を示す。固定電圧が2値、サブフレーム数が4、サブフレームの保持期間の比が1:2:4:8で16階調表示する場合において、動画表示を想定し、ある画素の2フレーム間の連続的な輝度変化を考える。図17では、説明を容易にするため、時間的に最上位ビットに対するサブフレームSF4から順に選択している。第1フレームでは階調“7”すなわち“0111”が表示され、第2フレームでは階調“8”すなわち“1000”が表示されたとする。この場合、2フレーム間では“01111000”が表示されることになる。人間の目には発光パターンが累積され時間的に平均化されるが、フレーム周波数が60Hz程度では“1111...”の発光パターンに対して本来“7”あるいは“8”の輝度に見えるはずが、階調“16”の輝度に一瞬見えてしまう。このように、上位ビットの急激な変化が動画疑似輪郭をもたらす。これを防ぐためには一般的に、サブフレームの数を増やし、急激なビット変化を極力抑える手段が用いられる。例えば、図18のように、サブフレーム数を5とし、サブフレームの保持期間の比を1:2:4:4:4として適切に16階調を選ぶようにする。このとき、階調“7”から階調“8”へのビット変化が緩やかになり、この階調変化に関する動画疑似輪郭が低減する。ただし、階調“3”から階調“4”への動画疑似輪郭は残る。サブフレームの数をさらに増やせば、動画疑似輪郭をさらに低減できる。このように、動画疑似輪郭を低減しようとすればサブフレームの数を増やす必要があり、従ってフレーム周期が増大し、フレーム周波数を一定とすれば水平走査周波数が増大し、故に電力増大をもたらすという課題があった。

【0014】

【発明が解決しようとする課題】上記背景技術の課題を要約すれば以下の通りである。

(1) 小型の電池駆動の携帯機器に用いられる表示装置、特にアクティブマトリクス方式の液晶及び有機EL等の表示装置において、D/Aコンバータやオペアンプ等のアナログ回路を用いずに、2値の固定電圧のみで時間的に重み付けられたサブフレームにより多階調表示を行うと、フレーム周期が増大しフリッカを発生したり、電力を増大する要因となっていた。

【0015】(2) また、動画疑似輪郭を低減するためにサブフレームの数を増やすと、さらに電力の増大を引き起こしていた。

【0016】本発明の目的は、サブフレームにより多階調表示を行い、しかもフレーム期間を短縮してフリッカの発生を防止するようにしたアクティブマトリクス型表示装置及びその駆動方法を提供することである。

14

【0017】また、本発明の他の目的は、サブフレームの数を増やすことなく、動画疑似輪郭を低減するようにしたアクティブマトリクス型表示装置及びその駆動方法を提供することである。

【0018】

【課題を解決するための手段】上記の目的を達成するため、本発明は、1フレームを書き込み期間と保持期間からなる複数のサブフレームで構成し、前記保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置の駆動方法において、表示階調数よりも少ない複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査し、1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数のサブフレーム毎の書き込みが行われ、各サブフレーム毎の保持期間が確保されて階調表示駆動が行われることを特徴とする。

【0019】本発明による選択方法には、サブフレーム期間の選択順序が循環する場合と循環しない場合の両者が含まれる。また、サブフレームの各々について順次走査の場合とそうでない場合の両者が含まれる。

【0020】上記構成により、従来のデジタル階調表示方式に比べてフレーム期間を短縮でき、フリッカを大幅に低減できる効果がある。

【0021】また、フレーム周波数を一定とすれば、水平走査期間が大きくなることができ、この時間に行う液晶パネル容量の充放電による電力を低減できる。

【0022】更に、D/A変換回路やオペアンプが不要で駆動回路の構成を簡単にすることができ、消費電力の削減を図ることができる。

【0023】また、本発明は、サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環するように走査線を選択する駆動方法の場合もある。このような駆動方法にあつては、走査線の選択方法としては、サブフレームの各々について必ずしも順次走査とならないこともある。また、本発明は、サブフレーム期間の選択順序がSF1→SF2→...→SFn→SF1→SF2→...→SFnと循環し、かつ1つの前記サブフレーム期間について見れば順次走査となるように走査線を選択する駆動方法の場合もある。

【0024】また、本発明は、サブフレーム数をN、水平走査期間をH、保持期間の重み付けを1:2:4:...:2の(N-1)乗、走査線数をL、正の整数をKとしたとき、前記フレーム期間をNH(1+K(2のN乗-1))=NHLと設定して駆動する場合もある。

(9)

15

【0025】また、本発明は、サブフレーム数を N 、水平走査期間を H 、 i 番目のサブフレーム期間における保持期間の重み付けを $K(i)$ （但し、 $i=1, 2, \dots, N$ とする）、走査線数を L としたとき、前記フレーム期間を $NH(1+\sum K(i))=NHL$ と設定して駆動する場合もある。

【0026】また、本発明は、表示階調数よりも少なく且つ3以上の複数の信号レベルを予め準備しておき、デジタル画像データに応じて、前記複数の信号レベルのうちのいずれかの値を選択して信号線を介して出力するとともに、1つの階調に対して前記1フレーム期間にとり得る前記信号レベルの自由度を2とする場合もある。

【0027】複数の信号レベルは、2値としてもよく、3以上の複数值としてもよい。特に3以上の複数值（多値化）の場合は、デジタルとアナログの併用により階調表示を行うことを意味する。そして、このように多値化した場合には、サブフレーム数を増やさずに表示階調数を増やせる利点がある。そのため、隣り合う2つの階調での急激なビット変化が小さくなるように適切に階調を選べば、サブフレームを増やさずに動画疑似輪郭による画質劣化を抑えることが可能となる。

【0028】また、本発明は、上記駆動方法を実現するように構成されたアクティブマトリクス型表示装置である。

【0029】また、アクティブマトリクス型表示装置としては、液晶層を有する液晶表示装置であってもよく、また、液晶層に代えて、発光層を備えた有機EL表示装置であってもよい。

【0030】

【発明の実施の形態】（実施の形態1）図1は実施の形態1に係るアクティブマトリクス型液晶表示装置10の要部構成図であり、図2は液晶表示装置10の電気的構成を示す回路図である。本実施の形態1に係る液晶表示装置において、図10及び図14に示す従来例に対応する部分には同一の参照符号を付して、詳細な説明は省略する。この液晶表示装置10は、1フレームを書き込み期間と保持期間からなる複数のサブフレーム $SF1, SF2, \dots, SFn$ （総称するときは参照符号 SF で示す）で構成し、保持期間の累積効果で階調表示を行うアクティブマトリクス型表示装置である。液晶表示装置10は、第1の基板11と、第1の基板11に対向して配置される第2の基板12と、基板11、12間に封止される液晶層103とを有する。第1の基板11の内側面には、マトリクス状に配置された複数の信号線 $S1, S2, \dots, Sn$ （信号線を総称するときは、参照符号 S で示す）と複数の走査線 $G1, G2, \dots, Gm$ （走査線を総称するときは、参照符号 G で示す）の各交点に対応してスイッチング素子としての薄膜トランジスタ102

(TFT)、TFT102に接続された画素電極105および画素電極105に接続された蓄積容量104が形

16

成されている。また、第2の基板12の内側面には、対向電極14が形成されている。

【0031】20は信号線駆動回路である。この信号線駆動回路20は、シフトレジスタ/ラッチ回路106

（図面の簡略化のため、シフトレジスタとラッチを併せて1つのブロックとして示している）と、デコーダ501と、アナログスイッチ502とを有する。デコーダ501及びアナログスイッチ502は、アナログマルチプレクサを構成し、デジタル画像データに応じて2値の固定電圧 VH, VL のいずれかを選択する働きをなす。このような構成により、信号線駆動回路20は、表示階調数よりも少ない複数の（本実施の形態1では固定電圧 VH, VL の2値）の電圧レベルを予め準備しておき、デジタル画像データに応じて、前記複数の電圧レベルのうちのいずれかの値を選択して信号線 S を介して出力する機能を果たすことになる。

【0032】また、30は走査線駆動回路である。この走査線駆動回路30は、アドレス信号 ADV により指定された走査線 G を選択するデコーダ803と、出力バッファ110とから構成されている。デコーダ803には制御回路（図示せず）から出力されるアドレス信号 ADV が供給され、アドレス信号 ADV によりアドレス指定された走査線が選択されるように構成されている。なお、アドレスの指定順序は、予め制御回路（図示せず）内のメモリに予め記憶されており、このメモリに基づき後述する所定の順序により走査線がランダム走査されることになる。

【0033】次いで、液晶表示装置10の駆動方法について説明する。実施の形態1では、全体画像を表示するフレーム期間を時間的に重み付けされた複数のサブフレーム期間に分け、それぞれのサブフレーム期間において2値の固定電圧 VH または VL を選択出力することで、時間的なパルス幅変調を行っている。階調データとサブフレームにおける2値の固定電圧の組み合わせの関係は、例えば図15に示されるが、図15と異なる組み合わせであってもよい。

【0034】次いで、具体的な駆動シーケンスを図3に示す。この図3は第0番目の走査線～第15番目の走査線の16本の走査線で、固定電圧が2値で、サブフレームの数と入力階調データのビット数が共に4で一致している場合の例を示している。図3(a)及び図3(c)は第0番目の走査線のサブフレームを示している。また、図3(b)及び図3(d)は走査線を選択順序を示している。なお、図3(a)及び図3(c)は全体で1フレーム期間を示しており、図3(c)は図3(a)に後続するものであるが、図面のスペース等を考慮して2つに分けて描いたに過ぎない。また、同様に、図3

(b)及び図3(d)は全体で1フレーム期間を示しており、図3(d)は図3(b)に後続するものであるが、図面のスペース等を考慮して2つに分けて描いたに

(10)

17

過ぎない。

【0035】以下、図3を参照しつつ、具体的な駆動方法について説明する。各サブフレームSF1～SF4の期間は書き込み期間と保持期間からなり、書き込み期間はどのサブフレームにおいても1水平走査期間(1H)で一定であり、保持期間はサブフレームごとに水平走査期間の2の累乗倍の定数倍に重み付けされている。即ち、サブフレームSF1の保持期間は4Hとされ、サブフレームSF2の保持期間は8Hとされ、サブフレームSF3の保持期間は16Hとされ、サブフレームSF4の保持期間は32Hとされている。

【0036】ここで、本発明における駆動方法は、フレーム期間の短縮化を目的とするものである。そして、かかる目的達成のため、予め定めた1つの走査線(図3の場合では、第0番目の走査線に相当する)に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線(図3の場合では、第1番目～第15番目の走査線に相当する)を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査し、1フレーム期間全体としてみると、全ての走査線に関してサブフレーム毎の書き込み及び保持期間が確保されて階調表示が行われることを特徴とする。

【0037】ここで、上記目的を達成するための具体的な走査線の選択順序を設定するに際して、まず、サブフレーム期間を一般化しておく。Hを1水平走査期間、Nを全サブフレーム数、Kを正の整数とすると、i番目のサブフレーム期間は、(ただし、 $i = 1, 2, \dots, N$)

$$(1 + 2 \text{ の } (i - 1) \text{ 乗} \times NK) \times H$$

と表される。上式の括弧内の第1項は書き込み期間を表し、第2項は保持期間を表している。保持期間は(2の累乗) \times (定数K) \times (サブフレーム数N) \times (水平走査期間H) で表され、サブフレームごとに(2の累乗)の部分に1, 2, 4, 8...と重み付けされる。保持期間にNKの項を含んでいるのは、後述するようにフレーム期間の短縮に役立つからである。

【0038】そして、1フレーム期間は、全サブフレーム期間の和であるので、

$$(N + NK(1 + 2 + 4 + \dots + 2 \text{ の } (N - 1) \text{ 乗})) \times H = NH(1 + K(2 \text{ の } N \text{ 乗} - 1))$$

と表される。

【0039】図3(a), (c)の波形図においては、パルスの部分を書き込み期間、それ以外の部分が保持期間に相当する。

【0040】走査線の選択順序は、単純に上から下へ順次走査するのではなく、図3(b), (d)に示すように所定の順序で選択することにより、上位ビットにおけるサブフレーム期間の保持期間を利用して他のラインのサブフレームを書き込み、フレーム期間を短縮している。

18

フレーム期間を短縮する具体的な方法は以下の手順で行う。

【0041】(1) 表示走査線数の設定

1フレーム期間には、全てのサブフレームを書き込むために1ラインに対しN回の書き込み期間が必要である。従って、表示走査線数がLであるとき、1フレーム期間に1水平走査期間の(N \times L) 倍の書き込み期間が必要である。すなわち、書き込み期間はNHLで表される。保持期間を利用して他のラインの書き込みを行うとき、最も効率的なのは、

$$NH(1 + K(2 \text{ の } N \text{ 乗} - 1)) = NHL$$

が成り立つときである。従って、表示走査線数を

$$L = 1 + K(2 \text{ の } N \text{ 乗} - 1)$$

となるように選べばよい。

【0042】図3(b), (d)の例ではサブフレーム数がN=4であるから、表示走査線数は $L = 15K + 1$ となる。Kは正の整数であり、 $K = 1, 2, 3, \dots$ とすると、 $L = 16, 31, 46, \dots$ となる。図3

(b), (d)では、 $K = 1$ として表示走査線数 $L = 16$ 、1フレーム期間が $NHL = 64H$ となっている。

【0043】(2) 走査線の選択順序の設定

次いで、走査線の選択順序に関して詳細に説明する。図3はサブフレーム数がN=4、表示走査線数 $L = 16$

($K = 1$)の場合であり、各サブフレーム期間は5H、9H、17H、33Hであり、1フレーム期間はこれらの和であって64Hとなる。先頭の第0番目の走査線に注目すると、時刻 $t = 0$ から水平走査期間1Hの間に、最下位ビットに対するサブフレームSF1を書き込んでいる。その後、保持期間が4Hあって、次に第0番目の走査線のSF2を書き込む時刻は $t = 5H$ となる。このSF1の保持期間の間に、他の走査線のサブフレームを書き込んでいる。即ち、 $t = 1H$ で第15番目の走査線のSF2を、 $t = 2H$ で第13番目の走査線のSF3を、 $t = 3H$ で第9番目の走査線のSF4を、 $t = 4H$ で第1番目の走査線のSF1を書き込んでいる。換言すれば、書き込むサブフレームの順序がSF1 \rightarrow SF2 \rightarrow SF3 \rightarrow SF4 \rightarrow SF1...というように循環している。また、1つのサブフレーム、例えばSF4に注目すれば、選択順序は開始ラインを9として、 $9 \rightarrow 10 \rightarrow 11 \rightarrow \dots \rightarrow 15 \rightarrow 0 \rightarrow 1 \rightarrow \dots \rightarrow 8$ というように順次走査となっている。他のサブフレームについても、開始ラインが異なるだけで順次走査と言う点では同様である。各サブフレームの開始ラインは、0ライン目に対する各サブフレームの書き込み時刻が決まれば一義的に決まる。このように、サブフレームの保持期間を利用して他のラインのサブフレームを書き込むように走査線を選択すれば、単純に順次走査してサブフレーム構造をとる場合に比べてフレーム期間を $N / (2 \text{ の } N \text{ 乗} - 1)$ 倍に短縮できる。

【0044】例えば図3と図16は同じ表示走査線数、

(11)

19

同じサブフレーム数であるが、順次走査の図16のフレーム周期は240Hであるのに対し、図3では64Hで済む。フレーム周期を短縮できればフリッカと呼ばれるちらつきを防止することができ、またフレーム周波数を一定とすれば水平走査期間を増大でき、この水平走査期間に行う液晶パネル容量の充放電による電力を低減できる。

【0045】上記の例では、サブフレームの保持期間の比を $SF1 : SF2 : SF3 : SF4 = 1 : 2 : 4 : 8$ としたけれども、本発明はこれに限定されるものではなく、例えば $SF1 : SF2 : SF3 : SF4 = 2 : 8 : 1 : 4$ に設定しても、上記と同様な考え方で走査線の選択順序を図4に示すようにすれば、フレーム期間の短縮化を図ることができる。

【0046】また、上記の例では、サブフレーム期間の選択順序が $SF1 \rightarrow SF2 \rightarrow SF3 \rightarrow SF4 \rightarrow SF1 \rightarrow \dots$ というように循環し、かつ1つのサブフレーム期間について見れば順次走査となるように走査線を選択していたが、本発明はこれに限定されるものではなく、例えば図5に示すように、サブフレーム期間の選択順序が $SF1 \rightarrow SF2 \rightarrow SF3 \rightarrow SF4 \rightarrow SF1 \rightarrow \dots$ と循環するけれども、1つのサブフレーム期間について見れば順次走査とならないような選択を行うようにしてもよい。図5の場合、例えばSF4に注目すれば、選択順序は開始ラインを3として、 $3 \rightarrow 5 \rightarrow 7 \rightarrow 9 \rightarrow 11 \rightarrow 13 \rightarrow 15 \rightarrow 2 \rightarrow 4 \rightarrow \dots \rightarrow 14 \rightarrow 3 \rightarrow 5 \rightarrow \dots$ というように2ラインおきの走査となっている。他のラインについても同様に2ラインおきの走査となっている。このような図5に示す走査線の選択であっても、フレーム期間の短縮化を図ることができる。なお、順次走査を行う方が、走査線を指定するアドレス回路を簡略化できる。

【0047】また、上記の例では、サブフレーム期間を重み付けの小さい順に $SF1 \rightarrow SF2 \rightarrow SF3 \rightarrow SF4 \rightarrow SF1 \rightarrow \dots$ というように循環して走査線を選択したが、逆に重み付けの大きい順に $SF4 \rightarrow SF3 \rightarrow SF2 \rightarrow SF1 \rightarrow SF4 \rightarrow \dots$ と循環してもよい。あるいは、重み付けの大きさに関係なく、例えば $SF3 \rightarrow SF1 \rightarrow SF4 \rightarrow SF2 \rightarrow SF3 \rightarrow \dots$ というようにサブフレーム順序を自由に設定してもよい。

【0048】また上記の例ではサブフレームの循環する周期をサブフレーム数 $N=4$ に一致させて4H周期としたが、 N の倍数の範囲、例えば $N=4$ の場合は8H周期で循環させても良い。またすべてのラインを複数のラインからなるブロックごとに、あるいは数ラインおきに、あるいは偶数ラインと奇数ラインとに分けるなどして、サブフレームの順序を異ならせてもよい。このような場合、サブフレームの各々について必ずしも順次走査とならないことがある。

【0049】(走査線の選択方法の要約) 上記走査線の選択方法を要約すれば、以下の3通りに大別することが

20

できる。

【0050】(1) 複数の走査線のうち予め定めた1つの走査線に関する各サブフレーム毎の保持期間に、前記予め定めた1つの走査線以外の残余の走査線を、同一走査線に関して同一のサブフレームを書き込まないように予め定めた順序に従ってランダム走査して、1フレーム期間全体としてみると、各走査線それぞれにおいて、実質的に前記複数の各サブフレーム毎の書き込み・保持期間が確保されている。

10 【0051】この選択方法では、サブフレーム期間の選択順序が循環する場合と循環しない場合の両者が含まれる。また、サブフレームの各々について順次走査の場合とそうでない場合の両者が含まれる。この選択方法によれば、保持時間を有効利用することにより、フレーム期間を短縮できるという効果がある。

【0052】(2) サブフレーム期間の選択順序が $SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn \rightarrow SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn$ と循環するように走査線を選択する。

20 【0053】この選択方法では、サブフレームの各々について必ずしも順次走査とならないこともある。この選択方法によれば、上記の(1)の選択方法に比べて、保持時間をさらに有効利用でき、フレーム期間を最も短縮できるとともに、走査線を指定するアドレス回路を簡略化できるという効果がある。

【0054】(3) サブフレーム期間の選択順序が $SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn \rightarrow SF1 \rightarrow SF2 \rightarrow \dots \rightarrow SFn$ と循環し、かつ1つの前記サブフレーム期間について見れば順次走査となるように走査線を選択する。この選択方法によれば、上記の(1)、(2)の選択方法に比べて、走査線を指定するアドレス回路を、構成の簡単なカウンタ回路で構成できるという効果がある。

【0055】なお、上記の(1)～(3)の選択方法は、走査線の選択方法の考え方が異なるものであるが、結果的には同一の駆動シーケンスとなる場合はある。

【0056】また、上記の例では、サブフレームの保持期間を(2の累乗) \times (定数 K) \times (サブフレーム数 N) \times (水平走査期間 H)としたが、(2の累乗) \times (定数 K)の部分を任意に設定してもよい。一般化すれば、重みの部分(定数 K) \times (2の累乗)を $K(i)$ に置き換え、保持期間を $NH \cdot K(i)$ を表し、 i 番目のサブフレーム期間を、(ただし、 $i=1, 2, \dots, N$)

$$(1 + N \cdot K(i)) \times H$$

と表すことができる。また1フレーム期間は、全サブフレーム期間の和であるので、

$$NH(1 + K(1) + K(2) + \dots + K(N)) = NH(1 + \sum K(i))$$

と表される。フレーム期間を短縮するためにこれを NH と置けば、表示走査線数は

$$50 \quad L = 1 + K(1) + K(2) + \dots + K(N) = 1 +$$

(12)

21

ΣK (i)

となる。そして、この場合においても、上記のサブフレームの保持期間を(2の累乗)×(定数K)×(サブフレーム数N)×(水平走査期間H)する場合と同様な考え方に基づいて、走査線の選択順序を設定すればよい。

【0057】(実施の形態1の補足説明) ①本実施の形態では液晶の交流駆動に関しては従来例と同様に対向反転駆動を仮定しており、固定電圧を2値としたが、対向を一定とする場合には固定電圧を正極性及び負極性でそれぞれ2値ずつ、合計4値とすることで適用可能である。なお、前段ゲートの容量結合駆動、あるいは蓄積容量を独立に制御する容量結合駆動を用いれば、固定電圧を2値のままで対向を一定にすることが可能である。

【0058】②本実施例ではサブフレーム数N=4、定数K=1より表示ライン数をL=16としたが、これは表示可能な最大ライン数であって、実際にはこれより少ないライン数でもよい。例えば、表示可能な最大ライン数をL=16とし、実際に表示するライン数を15ラインとした場合には、どのラインも選択されない時間が4H分生じるだけである。

【0059】(実施の形態2) 図6は実施の形態2に係る液晶表示装置10Aの電気的構成を示す回路図である。本実施の形態2は、実施の形態1に類似し対応する部分には同一の参照符号を付す。上記実施の形態1では時間的に重み付けされた複数のサブフレームにおける2値の固定電圧の組み合わせで階調表示を行うようにしたが、本実施の形態2では、3値以上の固定電圧を組み合わせで階調表示を行うことを特徴するものである。このことは、多値サブフレームによる階調表示、すなわちデジタルとアナログの併用により階調表示を行うことを意味する。

【0060】このように多値化した場合には、信号側駆動回路の固定電圧を選択するアナログマルチプレクサ(デコーダおよびスイッチ)の回路構成が複雑になるが、サブフレーム数を増やさずに表示階調数を増やせる利点がある。例えば、図7のように、3値4サブフレームで保持期間の比を1:2:4:8とした場合、1つの階調に対して取り得る固定電圧の自由度を2とすれば、最大31階調得られる。

【0061】一方、多値化によりサブフレーム数を少なくすることも可能である。例えば、図8のように、3値3サブフレームで保持期間の比を1:2:4とした場合、1つの階調に対して取り得る固定電圧の自由度を2とすれば、最大15階調得られる。サブフレーム数を少なくできればフレーム周期をさらに短縮することができ、フレーム周波数を一定とすれば水平走査周波数を低減でき、電力を低減することが可能である。ここで多値化する際、1つの階調に対して取り得る固定電圧の自由度を2とすることにより、隣り合う階調間での輝度飛びを防ぐことができ、階調-輝度特性において連続性を保

22

つことができる。

【0062】また、図9のように、3値4サブフレームで保持期間の比を1:2:2:2として、隣り合う2つの階調での急激なビット変化が小さくなるように適切に階調を選べば、サブフレームを増やさずに動画疑似輪郭による画質劣化を抑えることが可能である。

【0063】なお、多値化した場合も2値の場合と同様に、対向反転駆動及び容量結合駆動を用いて、固定電圧の数を2倍にすることなく液晶の交流駆動が可能である。

【0064】(その他の事項) 上記実施の形態1、2では表示素子に液晶を用いて説明したが、表示素子が有機ELであっても実施の形態1、2の走査線の選択方法を同様に適用することができる。

【0065】

【発明の効果】 以上のように本発明によれば以下の効果を奏する。

(1) 従来のアクティブマトリクス型表示装置、特に液晶、有機ELを用いたアクティブマトリクス型表示装置において、従来のデジタル階調表示方式に比べてフレーム期間を短縮でき、フリッカを大幅に低減できる効果がある。また、フレーム周波数を一定とすれば、水平走査期間が大きくなることができ、この時間に行う液晶パネル容量の充放電による電力を低減できる効果がある。

【0066】(2) D/A変換回路やオペアンプが不要でドライバ回路の構成を簡単にすることができ、これらで消費する電力を削減できる効果がある。

【0067】(3) 従来のアナログ階調表示方式で要求されるほど高精度で均一な薄膜トランジスタの特性を必要とせず、トランジスタ特性ばらつきによる輝度ムラなどの画質劣化を低減できる効果がある。

【0068】(4) 固定電圧を多値化することにより、電力を増大させずに階調性や動画疑似輪郭などの画質劣化を防ぐことが可能となる。

【図面の簡単な説明】

【図1】 実施の形態1に係るアクティブマトリクス型液晶表示装置10の要部構成図である。

【図2】 液晶表示装置10の電気的構成を示す回路図である。

【図3】 実施の形態1における走査線の選択順序を示す駆動シーケンス図である。

【図4】 実施の形態1における走査線の選択順序の変形例を示す駆動シーケンス図である。

【図5】 実施の形態1における走査線の選択順序の変形例を示す駆動シーケンス図である。

【図6】 実施の形態2に係る液晶表示装置10Aの電気的構成を示す回路図である。

【図7】 実施の形態2における階調とサブフレームとの関係を示す図である。

【図8】 実施の形態2における階調とサブフレームとの

(13)

23

関係の変形例を示す図である。

【図9】実施の形態2における階調とサブフレームとの関係の変形例を示す図である。

【図10】従来のアクティブマトリクス液晶パネルにおけるアナログ階調表示の構成図である。

【図11】従来のアクティブマトリクス液晶パネルにおけるアナログ階調表示の波形図である。

【図12】従来のアナログ階調表示の走査線選択順序を示す図である。

【図13】従来のアクティブマトリクス有機ELパネルにおけるアナログ階調表示の構成図である。

【図14】従来のアクティブマトリクス液晶パネルにおけるデジタル階調表示の構成図である。

【図15】デジタル階調表示における階調とサブフレームの関係を示す図である。

【図16】従来のデジタル階調表示の走査線選択順序を示す図である。


【図17】デジタル階調表示における動画疑似輪郭の発生原理を示す図である。

【図18】従来のデジタル階調表示における動画疑似輪郭の低減方法を示す図である。

【符号の説明】

- 10 : 液晶表示装置
- 20 : 信号側駆動回路
- 30 : 走査線駆動回路
- 101 : 液晶パネル
- 102, 402, 403 : スイッチング素子

【図1】



24

103 : 液晶層

104 : 蓄積容量

105, 405 : 画素電極

106 : シフトレジスタ及びラッチ

110 : 出力バッファ

401 : アクティブマトリクス方式の有機ELパネル

404 : 補助容量

406 : 有機EL素子

501 : デコーダ

10 502 : アナログスイッチ

803 : 走査線選択デコーダ

S1, S2, S3, Si, Sn : 信号線

G1, G2, G3, Gj, Gm : 走査線

CKH : 信号側クロック信号

STH : 信号側スタート信号

CKV : 走査側クロック信号

STV : 走査側クロック信号

ADV : 走査側アドレス信号

Vcom : 対向電極

20 Vst : 蓄積容量の共通電極

Vs : 電源供給線


HD : 水平同期信号

FF1, FF2, FF3 : 信号側シフトレジスタのサンプリングパルス

VH, VL, V1, V2, V3 : 固定電圧


SF1, SF2, SF3, SF4 : サブフレーム期間

【図7】




(14)


【図2】



【図3】




【図17】




(15)

【図4】




【図5】




(16)


【図 6】



【図 8】




【図 9】




(17)


【図10】



【図11】




【図12】




(18)

【図 1 3】




【図 1 4】




(19)

【図15】




【図16】



(20)

【図18】



フロントページの続き

(51) Int. Cl. 7	識別記号	F I	テーマコード* (参考)
G 0 9 G 3/20	6 2 2	G 0 9 G 3/20	6 2 2 E
	6 2 3		6 2 2 Q
G 0 2 F 1/133	5 5 0	G 0 2 F 1/133	6 2 3 E
G 0 9 G 3/30		G 0 9 G 3/30	5 5 0
3/36		3/36	K

(72) 発明者 古林 好則
大阪府門真市大字門真1006番地 松下電器
産業株式会社内

F ターム (参考) 2H093 NA16 NA51 NC22 NC23 NC26
NC34 ND06 ND10
5C006 AA01 AA14 AA16 AA17 AC28
AF83 BB16 BC03 BC12 BF03
BF04 BF24 BF25 BF26 FA23
FA29 FA56
5C080 AA06 AA10 BB05 DD05 DD06
EE19 EE29 FF11 JJ02 JJ04

整理番号 J0095721
発送番号 120132
発送日 平成 18 年 3 月 28 日

拒絶理由通知書

特許出願の番号	特願 2003-020432
起案日	平成 18 年 3 月 20 日
特許庁審査官	濱本 禎広 9509 2G0
0	
特許出願人代理人	上柳 雅誉 (外 2 名) 様
適用条文	第 29 条第 1 項、第 29 条第 2 項

<<<< 最 後 >>>>

この出願は、次の理由によって拒絶をすべきものである。これについて意見があれば、この通知書の発送の日から 60 日以内に意見書を提出して下さい。

理 由

1. この出願の下記の請求項に係る発明は、その出願前に日本国内又は外国において、頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明であるから、特許法第 29 条第 1 項第 3 号に該当し、特許を受けることができない。
2. この出願の下記の請求項に係る発明は、その出願前日本国内又は外国において頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明に基いて、その出願前にその発明の属する技術の分野における通常の知識を有する者が容易に発明をすることができたものであるから、特許

法第29条第2項の規定により特許を受けることができない。

記 (引用文献等については引用文献等一覧参照)

- ・請求項 1-13
- ・理由 1-2
- ・引用文献等 1
- ・備考

引用文献1の段落【0026】-【0029】を参照されたい。特に、段落【0027】には「隣り合う2つの階調での急激なビット変化が小さくなるように適切に階調を選べば」と記載されている。そして、同引用文献の【図7】-【図9】では、隣接サブフレームに供給される電圧レベルは同じものか隣り合うものとなっている。

この拒絶理由通知書の内容に問い合わせがある場合、または、この案件について面接を希望する場合は、特許審査第一部ナノ物理 濱本 禎広、TEL 03-3581-1101 内 3226、FAX 03-3592-8858 までご連絡ください。

引用文献等一覧

1. 特開2002-175039号公報

最後の拒絶理由通知とする理由

1. 最初の拒絶理由通知に対する応答時の補正によって通知することが必要になった拒絶の理由のみを通知する拒絶理由通知である。